Study on Timing Recovery Loop Filter of the Digital Communication System

Abstract:

The digital communication system; timing recovery loop for research, is mainly directed against the application performance and design. Through a variety of different loop filter test were carried out and positioning. The invention of a universal filter, and the filter and the original combined to form a new loop filter. The timing recovery loop searching and positioning performance is passed through the filter in the sync pulse and conversion. The experimental results show, as long as certain conditions, the new loop filter in 64 symbols within the time to achieve the positioning, and a good effect on. The filter has the advantages of simple structure. In a digital receiver demodulation, the A / D converter timing recovery can achieve the best state of digital receiver demodulation performance. When the timing recovery frequency is low, the bit error rate performance has certain effect. [ Through the analog-digital hybrid timing recovery circuit and digital timing recovery circuit is studied. Digital timing recovery circuit is compared with the mixed analog digital timing recovery circuit is easy to design, and little noise when running. Therefore the digital timing recovery circuit is studied.

• Periodical: Applied Mechanics and Materials (Volumes 416-417)
• Pages: 1629-1632
• DOI: https://doi.org/10.4028/www.scientific.net/AMM.416-417.1629
• Online since: September 2013
• Authors: Pin Wang
• Keywords: Communication, Digital, Loop Filter

References

[1] Chang Qing (2004) analog phase-locked loop filter design Electric electronic teaching of 5(7): 46-52.

[2] Liu Lichen; Jiang Wenjun; ZHU Wei-le QAM (2003) digital receiver symbol synchronization loop modern cable transmission 4(3): 43-49.

[3] Kong Zhou (2002) Study on loop filter. University of Electronic Technology 6(16): 12-19.

[4] Chang Ning. Yu Hongyi (2009) The synchronous design on a shortwave fast jitter symbol. Information Engineering University 3(12): 12-19.

[5] Hao Jianhua. Xu Bin. Qing Chao (2007) Design on receiver timing recovery. Foreign Electronic Measurement Technology 12(37): 66-72.

[6] Cui JieLong (2009) The achievement to the front-end frequency synthesizer of MIMO communication system University of Electronic Science and Technology 14(6): 246-251.

[7] Xie Lihui (2011) 300 MHz the integrated PLL frequency synthesizer design University of Electronic Science and Technology 45(6): 564-572.