An Improved PLL and its Performance Simulation

Abstract:

Stability, fast-settling and anti-noise abilities are the three necessary parameters to measure the performance of Phase locked lock (PLL). By using of a LPF with strong noise-suppression ability and replacing multiplier of PD with an adder, an improved PLL is proposed in this paper. Compared with the Costas Loop and Saber's PLL, the proposed PLL has better phase tracking ability, shorter settling time, and stronger anti-noise ability. It is expected that our work will be helpful for developing PLL with lower-price and higher-performance, and then contribute to more applications in communication.

• Periodical: Applied Mechanics and Materials (Volumes 427-429)
• Pages: 1557-1562
• DOI: https://doi.org/10.4028/www.scientific.net/AMM.427-429.1557
• Online since: September 2013
• Authors: Wen Jin Zhu*, Yun Feng, Ming Huang, Ting Hua Li, Fu Chun Mao
• Keywords: Costas Loop, PLL, Simulation

References

[1] Y. Du. Matlab and FPGA Implementation of synchronous digital communications technology, Beijing: Publishing House of Electronics Industry, 2013. (in Chinese).

[2] J G Proakis, M Salehi. Digital Communications, Mcgraw-Hill, (2008).

[3] M Saber, Y Jitsumatsu, and M. T. A. Khan. Design and Implementation of Low Ripple Low Power Digital Phase-Locked Loop, Signal Processing: An international journal, vol. 4, no. 6, pp.304-317, (2012).

DOI: 10.1109/isita.2010.5649551

[4] E. V. Appleton, Automatic synchronization of triode oscillators, in Proc. Cambridge Phil. Soc., vol. 21, pt. 3rd, p.231, 1922-(1923).

[5] H. de Bellescize, La reception synchrone, Onde Electr., vol. 11, pp.230-240, June (1932).

[6] P Costas. Synchronous communication, Proc. IRE, vol. 44, no. 12, pp.1713-1718, (1956).

DOI: 10.1109/jrproc.1956.275063

[7] Riter, Stephen. An Optimum Phase Reference Detector for Fully Modulated Phase-Shift Keyed Signals, IEEE Transactions on Aerospace and Electronic Systems, vol. AES-5, no. 4, pp.627-631, July (1969).

DOI: 10.1109/taes.1969.309945

[8] A. Mann, S. Jose, A. Karalkar, et al. The Design of A Low Power Low-Noise Phase Lock Loop, International Symposium on Quality Electronic Design (ISQED), pp.528-531, Mar. (2010).

DOI: 10.1109/isqed.2010.5450522

[9] K. P. Thakore, H. C. Parmar, N.M. Devashrayee, High Speed PFD with Charge Pump and Loop Filter for Low Jitter and Low Power PLL, IJECT, vol. 2, no. 2, pp.55-59, Jun. (2011).

[10] J. Yau, F. Jen, and S.H. -L. Tu, A high-speed frequency acquisition PLL using phase frequency detector with variable gain, ，IEEE International Midwest Symposium on Circuits and Systems (MWSCAS), pp.101-104, Aug. (2010).

DOI: 10.1109/mwscas.2010.5548571

[11] M. Saber, Y. Jitsumatsu, and M. T. A. Khan, A simple design to mitigate problems of conventional digital phase locked loop, Signal Processing: An international journal (SPIJ), vol. 6, no. 2, pp.65-77, (2012).

[12] P. Gianni, L. Ferster, G. Corral-Briones, et al., Efficient Parallel Carrier Recovery for Ultrahigh Speed Coherent QAM Receivers with Application to Optical Channels, Journal of Electrical and Computer Engineering, vol. 2013, Article ID 240814, 14 pages.

DOI: 10.1155/2013/240814