A 5 Bit to 6 Bit Reconfigurable Delay Line ADC Implemented with Changing the Length of Delay Line for Digital DC-DC

Abstract:

This paper implements a 5 bit to 6 bit reconfigurable delay line ADC implemented with changing the length of delay line for digital DC-DC. The comparator, 33 delay cells and the decoder of the ADC is shared to reduce the area and power when this ADC works and changes accuracy. A detect and control logic is designed to change the input offset current of every delay cell to protect the delay line work correctly when the accuracy of ADC is reconstructed. Circuit performance is analyzed theoretically and simulated under CSMC 0.5um process. This paper designs a window delay line ADC whose voltage sensing range is 1.352V to 1.448V, LSB is 3mV or 1.5mV and sampling frequency is 4Mhz.

• Periodical: Applied Mechanics and Materials (Volumes 427-429)
• Pages: 717-720
• DOI: https://doi.org/10.4028/www.scientific.net/AMM.427-429.717
• Online since: September 2013
• Authors: Chuang Wang*, Li Juan Zhao, Zun Chao Li, Zhi Yun Zhang
• Keywords: DC/DC, Delay Line ADC, Reconfigurable, Window ADC

References

[1] Patella B.J. et al, High-frequency digital PWM controller IC for DC-DC converters [J], IEEE Transactions on Power Electronics, 2003, 18(1) 438–446.

DOI: 10.1109/tpel.2002.807121

[2] Takamoto Watanabe, Tamotsu Mizuno, An alldigital analog-to-digital converter with 12μV/LSB using movingaverage filtering [J], IEEE J. Solid-State Circuits, 2003 38 (3) 120-125.

DOI: 10.1109/jssc.2002.806263

[3] Yahya M. Tousi and Ehsan Afshari, A miniature 2 mW 4 bit 1. 2 GS/s delay-line-based ADC in 65 nm CMOS, IEEE J. Solid-State Circuits, 2011 46 (10).

DOI: 10.1109/jssc.2011.2162186

[4] Min Park, Michael H. Perrott, A single-slope 80MS/s ADC using twostep time-to-digital conversion, IEEE ISCAS Conf., Taipei, (2009).

DOI: 10.1109/iscas.2009.5117958

[5] Mukti Barai, Sabyasachi Sengupta, and Jayanta Biswas, Dual-mode multiple-band digital controller for high-frequency DC–DC converter, IEEE Trans. Power Electron., Mar. (2009).

DOI: 10.1109/tpel.2008.2008391

[6] Huei-Shan Chen, Chun-Hung Yang, Design and Implementation of Window Delay-Line ADC for Low-Power DC-DC SMPS, IEEE COMPEL Conf., Kyoto, (2012).

DOI: 10.1109/compel.2012.6251735

[7] Shen, S.A. ; Shuang Xie; Wai Tung Ng, A Power and Area Efficient 65 nm CMOS Delay Line ADC for On-chip Voltage Sensing, IEEE EDSSC Conf., Bangkok, (2012).

DOI: 10.1109/edssc.2012.6482807

[8] Sawan. M, Adjustable Input Self-Strobed Delay Line ADC Intended to Implantable Devices, IEEE Symposium on Circuits and Systems, Rio de Janeiro, (2011).

DOI: 10.1109/iscas.2011.5938061