Incorporating a 4x4 Keypad in a Simple Digital Clock

Wan Fu Huang

doi:10.4028/www.scientific.net/AMM.433-435.1438

Paper Titles

An FPGA Based Color Bar Signal Generator for PAL Standard
p.1419

A Low Noise and Computer Controllable Oscillator for CPT Atomic Clock
p.1423

Design and Implementation of Image Acquisition and Processing for TFDS
p.1427

Simulation of Electrodes Configuration that Used in a MALDI-TOF-MS System
p.1433

Incorporating a 4x4 Keypad in a Simple Digital Clock
p.1438

The Design of the Intelligent Health Information Collection Terminal which is Based on the Embedded Technology
p.1448

The Research of Switch Control Module Based on Distributed Computer Interlocking System
p.1452

Research of PMSM Stator Current Collection System Design Based on C8051F500 and AD7865
p.1458

A 2.4GHz Radio-Over-Fiber Laser Diode Drive Amplifier in 0.18-um CMOS
p.1463

HomeApplied Mechanics and MaterialsApplied Mechanics and Materials Vols. 433-435Incorporating a 4x4 Keypad in a Simple Digital...

Incorporating a 4x4 Keypad in a Simple Digital Clock

Abstract:

Most simple digital clocks use a push button to increment time reading for time adjustment. It is often time consuming. This paper suggests adding a four-by-four keypad to adjust each single time digit. The required valid 4x4 keypad key set for each time digit is predefined in the circuit design. Pressing a prohibited key would neither generate any function nor affect the operation of the digital clock. The system prototype circuit design was based on Verilog hardware description language and implemented on an EVS6 Boardan FPGA lab board. With the proposed design, adjusting time on a digital clock is quick and easy.

You might also be interested in these eBooks

Advances in Mechatronics and Control Engineering II

View Preview

Info:

Periodical:

Applied Mechanics and Materials (Volumes 433-435)

Pages:

1438-1447

DOI:

https://doi.org/10.4028/www.scientific.net/AMM.433-435.1438

Citation:

Cite this paper

Online since:

October 2013

Authors:

Wan Fu Huang*

Keywords:

14-Segment Display Module, 4x4 Keypad, Digital Clock, FPGA, Verilog

Export:

RIS, BibTeX

Price:

Permissions CCC:

Request Permissions

Permissions PLS:

Request Permissions

Сopyright:

Citation:

* - Corresponding Author

References

[1] W. F. Huang, The Design of a Six-digit Digital Clock with a Four-digit Seven-segment Display Module, in Proc. 2011 International Conference on Electrical and Control Engineering, Yichang, China, September 16-18, 2011, pp.2656-2659.

DOI: 10.1109/iceceng.2011.6058086

Google Scholar

[2] Seven-segment display, Wikipedia, http: /en. wikipedia. org/wiki/Seven-segment_display.

Google Scholar

[3] Behavioural Languages—Part 1-1, VHDL Language Reference Manual, International Standard, IEC 61691-1-1(E) : 2004, First Edition, 2004-10, IEEE Std. 1076(E) : (2002).

DOI: 10.1109/ieeestd.2004.95752

Google Scholar

[4] Fourteen-segment display, Wikipedia, http: /en. wikipedia. org/wiki/Fourteen-segment_display.

Google Scholar

[5] IEEE Standard for Verilog Hardware Description Language, IEEE Std 1364-2005, April 7, (2006).

Google Scholar

[6] W. F. Huang, Designing a Four-by-Four Keypad Arbitrary-Key-Entry Detector, submitted to the 2013 International Conference on Mechatronics and Control Engineering (ICMCE 2013), Dalian, China, August 28-29, 2013, in press.

DOI: 10.4028/www.scientific.net/amm.433-435.887

Google Scholar

[7] Data Elements and Interchange Formats – Information Interchange –Representation of Dates and Times, International Standard, ISO 8601: 2004(E), Third Edition, 2004-12-01.

DOI: 10.3403/03234467

Google Scholar

[8] Spartan-6 Family Overview, DS160 (V2. 0), Xilinx Inc., San Jose, CA, October 25, (2011).

Google Scholar

[9] EVS6 Board Instruction Manual, Industrial Technology Research Institute, Hsinchu, Taiwan, April 9, (2011).

Google Scholar

[10] XST User Guide for Virtex-6, Spartan-6, and 7 series Devices, UG 687 (V14. 3), Xilinx Inc., San Jose, CA, October 16, (2012).

Google Scholar

[11] 2N5401 Amplifier Transistor, Rev. B, Fairchild Semiconductor Corporation, San Jose, CA, May, (2004).

Google Scholar