Parasitic Consideration of Package Design within Press Pack IGBT

Article Preview

Abstract:

Simulation technology provides a powerful tool for the package design. Parasitic are one of the most important factors for press pack IGBT. By the aid of the simulation software, the package parasitic is extracted and the current distribution among paralleled chips is analyzed. Simulation results confirm the theoretical analysis and verify the efficacy of the new approach.

You might also be interested in these eBooks

Info:

Periodical:

Pages:

1782-1785

Citation:

Online since:

October 2013

Export:

Price:

Permissions CCC:

Permissions PLS:

Сopyright:

© 2013 Trans Tech Publications Ltd. All Rights Reserved

Share:

Citation:

[1] William W, Sheng W, Ronald P, Power Electronic Modules Design and Manufacture, CRC press, Boca Raton London New York Washington. (2005).

Google Scholar

[2] Ward A, Lu G Q. High density power electronic packaging, Proceeding of CPES Seminar, 1997: 221-224.

Google Scholar

[3] Martin C, Schanen J, Pasterczyk R, Inside a power module, Proceeding of 39th IEEE Industry Applications Conference, Paris , Vol. 3: 2004: 1519-1525.

DOI: 10.1109/ias.2004.1348672

Google Scholar

[4] K. Xing, F. Lee, D. Boroyevich, Analysis of Electrical Layout in IGBT Modules. innertal report, Virginia Power Electronics Center, (2007).

Google Scholar

[5] Ramy A, Florin U, Wai Tung N, Francis Dawson, The Current Sharing Optimization of Paralleled IGBTs in a Power Module Tile Using a Pspice Frequency Dependent Impedance Model, IEEE Transactions on Power Electronics, Vol. 23, No. 1, 2008: 53-57.

DOI: 10.1109/tpel.2007.909182

Google Scholar