A New Radar Signal Processing Architecture Based on Multi-Core Processor

Jia Liang Fan; Qiang Yang

doi:10.4028/www.scientific.net/AMM.556-562.1618

Paper Titles

A Design of Novel Intelligent System of Single Phase Electric Meter for Building
p.1601

Design and Implementation of Intelligent Multi-Serial Ports Data Transmission System Based on NIOS II Using in Smart Home
p.1605

Power Control of a Photovoltaic Generation System Using Rough Fuzzy-PID Techniques
p.1610

Research and Application on Successive Action Zone and Dead Zone of Transverse Differential Protection in Parallel Lines
p.1614

A New Radar Signal Processing Architecture Based on Multi-Core Processor
p.1618

Clock Domains Cross FIFO Interface Design of Multichannel Continuous DDR2 Read and Write
p.1622

Implementation of Monitoring Program of PC and Android Device for the Hybrid System Conjugated with Solar Cell and Fuel Cell of 9kW Class
p.1627

Multi-Group of Dual-Frequency Pulse Waveform Design for Anti-Range Eclipse of High PRF PD Guidance Radar
p.1631

Research on Unequal Grouping of Parallel Compensation Capacity in Substation
p.1636

HomeApplied Mechanics and MaterialsApplied Mechanics and Materials Vols. 556-562A New Radar Signal Processing Architecture Based...

A New Radar Signal Processing Architecture Based on Multi-Core Processor

Abstract:

Most radar systems based on the structure that contains many DSP chips. The system structure is always complex, and it is difficult to update. Nowadays, multi-core processor develops very fast. Compared with DSP chips, multi-core processor has better performance in signal processing field. In this paper, we present a signal processing architecture which based on multi-core processor. Pulse compression algorithms and PCI-E bus are discussed as two important technologies. Adaptive beamforming test results show that multi-core processor is able to achieve radar signal processing.

You might also be interested in these eBooks

View Preview

Info:

Periodical:

Applied Mechanics and Materials (Volumes 556-562)

Pages:

1618-1621

DOI:

https://doi.org/10.4028/www.scientific.net/AMM.556-562.1618

Citation:

Cite this paper

Online since:

May 2014

Authors:

Jia Liang Fan*, Qiang Yang

Keywords:

FPGA, Multi-Core Processor, PCI-E, Radar Signal Processing

Export:

RIS, BibTeX

Price:

Permissions CCC:

Request Permissions

Permissions PLS:

Request Permissions

Сopyright:

Citation:

* - Corresponding Author

References

[1] L.R. Wyatt. Progress in the interpretation of HF Sea Echo: HF Radar as a Remote Sensing Tool. IEE Proceedings. 1990, 137(2): 139-147.

DOI: 10.1049/ip-f-2.1990.0020

Google Scholar

[2] Muursepp. Software Radar [J]. IEEE, 2008, 4(84): 59-62.

Google Scholar

[3] Analog Device Inc. TigerSHARC DSP complex fixed point FFT example for TS201 and TS101 (2003, January, 7) from Analog. http: /www. analog. com/dsp.

Google Scholar

[4] Information on http: /www. fftw. org.

Google Scholar

[5] Xilinx Inc. PCI Express for the 7Series FPGAs (2012, September, 21) from Xilinx. http: /www. xilinx. com.

Google Scholar

[6] Information on http: /www. xilinx. com.

Google Scholar

[7] Frost O L. An algorithm for linearly constrained adaptive array processing. Proc. IEEE, 1972, 60(8): 926~935.

DOI: 10.1109/proc.1972.8817

Google Scholar