Design and Simulation of Breaking Time Sequence for DC Circuit Breaker with a Current-Limiting Inductance

Si Ming Wei; Yi Gong Zhang; Huan Liu; Zhi Qiang Dai; Xiao Du

doi:10.4028/www.scientific.net/AMM.556-562.1959

Paper Titles

Applications of Two Level SVPWM in the Cascade Multilevel Carrier-Based PWM
p.1939

Study on the Specific Harmonic Suppression of Active Power Filter
p.1945

Speeding up Based on the Process Optimization of High Voltage Business Expanding
p.1950

Analysis of Theory and Model of Background Magnetic Field of High-Spinning Projectile
p.1954

Design and Simulation of Breaking Time Sequence for DC Circuit Breaker with a Current-Limiting Inductance
p.1959

A Wind Power Forecasting Method Based on Improved Support Vector Machine
p.1964

Heat Transfer Enhancement by Ultrasound Pressure Waves in Liquid Water: A Cooling Method for New Electronic Components
p.1968

Design of Program about the LED Digital Clock Based on Atmega16 Microcontroller and DS1302
p.1975

The Design and Implementation of Zero-Angle Memory Device about the Radar of Ship-Borne Based on Proximity Switch
p.1979

HomeApplied Mechanics and MaterialsApplied Mechanics and Materials Vols. 556-562Design and Simulation of Breaking Time Sequence...

Design and Simulation of Breaking Time Sequence for DC Circuit Breaker with a Current-Limiting Inductance

Abstract:

It is great significance for development of MTDC (Multi-terminal HVDC) to build DC transmission and distribution grids. However, the relatively low impedance in DC grids makes the fault penetration much faster and deeper .Consequently, fast and reliable DC circuit breaker is needed to isolate faults. Breaking time and other parameters are important for a breaker to achieve its goals. This paper presents a DC circuit breaker with a current-limiting inductance and gets the rising and falling characteristics of fault current. Based on the characteristics, a design method of breaking time sequence will be given, as well as the calculation of current-limiting inductance and the selection principles of arresters. A 10kV DC distribution grid is modeled and simulated by PSCAD/EMTDC to verify that the method can meet the requirements of breaking fault current quickly and reliably.

You might also be interested in these eBooks

View Preview

Info:

Periodical:

Applied Mechanics and Materials (Volumes 556-562)

Pages:

1959-1963

DOI:

https://doi.org/10.4028/www.scientific.net/AMM.556-562.1959

Citation:

Cite this paper

Online since:

May 2014

Authors:

Si Ming Wei*, Yi Gong Zhang, Huan Liu, Zhi Qiang Dai, Xiao Du

Keywords:

Arrester, Current-Limiting Inductance, DC Circuit Breaker, DC Grid, Time Sequence

Export:

RIS, BibTeX

Price:

Permissions CCC:

Request Permissions

Permissions PLS:

Request Permissions

Сopyright:

Citation:

* - Corresponding Author

References

[1] Guangfu Tang, Xiang Luo and Xiaoguang Wei, in: Technology of multi-terminal HVDC and DC grid. Proceedings of the CSEE, Vol. 33(2013), pp.8-17.

Google Scholar

[2] Zheng Xu. Flexible DC transmission system. Beijing, China Machine PRESS (2013).

Google Scholar

[3] Callavik M, Blomberg A and Häfner J, in: The hybrid HVDC Breaker: An innovation breakthrough enabling reliable HVDC grid . ABB Grid Systems, Technical paper (2012).

Google Scholar

[4] Meyer C, Kowal M and De Doncker R W, in: Circuit breaker concepts for future high-power DC-applications. Industry Applications Conference (2005). Fourtieth IAS Annual Meeting. Conference Record of the 2005. IEEE (2005), pp.860-866.

DOI: 10.1109/ias.2005.1518439

Google Scholar

[5] Sano K and Takasaki M, in: A surge-less solid-state dc circuit breaker for voltage source converter based HVDC transmission systems. Energy Conversion Congress and Exposition (ECCE), IEEE (2012), pp.4426-4431.

DOI: 10.1109/ecce.2012.6342220

Google Scholar