Implementation of Optical Flow Base on Pyramid on the Zedboard

Article Preview

Abstract:

Using HLS to optimize C++ code,the feature of large-scale motion on the Optical Flow tracking algorithm has been implemented in the vision navigation system. Embedded coprocessor input and output image, FPAG unit exchange date with coprocessor. A complete embed design in Zedbaord that is include FPAG and ARM. The FPAG and ARM collaborative design of a processing system accelerated algorithm speed and restructured the hardware and software frame.

You might also be interested in these eBooks

Info:

Periodical:

Pages:

381-384

Citation:

Online since:

August 2014

Keywords:

Export:

Price:

Permissions CCC:

Permissions PLS:

Сopyright:

© 2014 Trans Tech Publications Ltd. All Rights Reserved

Share:

Citation:

* - Corresponding Author

[1] Laurgeau C. Present and future of intelligent transportation systems[C] /Proceedings of ICAT 2008, international conference on automotive technologies.

Google Scholar

[2] Wali A, Alimi A M. Event detection from video surveillance data based on optical flow histogram and high-level feature extraction[C]/Database and Expert Systems Application, 2009. DEXA'09. 20th International Workshop on. IEEE, 2009: 221-22.

DOI: 10.1109/dexa.2009.81

Google Scholar

[3] Xilinx, Zynq-7000 All Programmable SoC. http: /www. xilinx. com/content/xilinx/en/products/ silicon-devices/soc/zynq-7000. html.

DOI: 10.1109/iscas45731.2020.9181272/video

Google Scholar

[4] Wei Z, Lee D J, Nelson B E. FPGA-based Real-time Optical Flow Algorithm Design and Implementation [J]. Journal of Multimedia, 2007, 2(5).

DOI: 10.4304/jmm.2.5.38-45

Google Scholar

[5] B. D. Lucas and T. Kanade, An iterative image registration technique with an application to stereo vision, 1981, p.674–679.

Google Scholar

[6] Bouguet J Y. Pyramidal implementation of the affine lucas kanade feature tracker description of the algorithm [J]. Intel Corporation, 2001, 2: 3. MLA.

Google Scholar

[7] Xilinx, Vivado Design Suite User Guide: High-Level Synthesis (UG902 (v2012. 4), PDF File, Xilinx, San Jose, California, December (2012).

Google Scholar