Design and Implementation of Binary Utilities Generator

Article Preview

Abstract:

This paper presents a framework for generating assembler and disassembler from ADL (architecture description language), which enables processor architecture designers to explore a large design space by quickly modifying the architecture description written in high abstraction level ADL. We present our ADL: GADL(GNU tool chain based ADL) and propose the binary utilities generation algorithms for GADL. Some issues are discussed and resolved which have not been covered by related research. We have implemented the binary utilities generator with the proposed algorithms and used it to generate the binary utilities for a DSP we are designing, which shows the efficiency of the algorithms.

You might also be interested in these eBooks

Info:

Periodical:

Pages:

3260-3265

Citation:

Online since:

September 2014

Export:

Price:

Permissions CCC:

Permissions PLS:

Сopyright:

© 2014 Trans Tech Publications Ltd. All Rights Reserved

Share:

Citation:

* - Corresponding Author

[1] Halambi, A.; Grun, P.; Ganesh, V.; Khare, A.; Dutt, N.; Nicolau, A., EXPRESSION: a language for architecture exploration through compiler/simulator retargetability, Design, Automation and Test in Europe Conference and Exhibition (1999).

DOI: 10.1109/date.1999.761170

Google Scholar

[2] Baldassin, A.; Centoducatte, P.C.; Rigo, S., Extending the ArchC language for automatic generation of assemblers, Computer Architecture and High Performance Computing, (2005).

DOI: 10.1109/cahpc.2005.25

Google Scholar

[3] Fauth, A.; Van Praet, J.; Freericks, M., Describing instruction set processors using nML, European Design and Test Conference, (1995).

DOI: 10.1109/edtc.1995.470354

Google Scholar

[4] Hadjiyiannis, G.; Hanono, S.; Devadas, S, ISDL: An Instruction Set Description Language For Retargetability, Design Automation Conference, (1997).

DOI: 10.1109/dac.1997.597161

Google Scholar

[5] Hoffmann, A.; Nohl, A.; Braun, G.; Meyr, H., A survey on modeling issues using the machine description language LISA, Acoustics, Speech, and Signal Processing, (2001).

DOI: 10.1109/icassp.2001.941122

Google Scholar

[6] Baldassin, A.; Centoducatte, P.; Rigo, S.; Casarotto, D.; Santos, L.C.V.; Schultz, M.; Furtado, O., Automatic Retargeting of Binary Utilities for Embedded Code Generation, VLSI, (2007).

DOI: 10.1109/isvlsi.2007.29

Google Scholar

[7] Abbaspour, M.; Jianwen Zhu, Retargetable binary utilities, Design Automation Conference, (2002).

DOI: 10.1109/dac.2002.1012645

Google Scholar

[8] https: /sourceware. org/binutils/docs/bfd.

Google Scholar

[9] Taglietti, L.; Filho, J.O.C.; Casarotto, D.C.; Furtado, O.J.V.; dos Santos, L.C.V., Automatically retargetable pre-processor and assembler generation for ASIPs, IEEE-NEWCAS Conference, (2005).

DOI: 10.1109/newcas.2005.1496756

Google Scholar

[10] Karlstrom, P.; Loganathan, S.; Akhlaq, F.; Liu, D., Automatic assembler generator for NoGap, Ph.D. Research in Microelectronics and Electronics (PRIME), 2010 Conference on , vol., no., p.1, 4, 18-21 July (2010).

DOI: 10.1109/primeasia.2010.5604963

Google Scholar

[11] Moona, R., Processor models for retargetable tools, Rapid System Prototyping, (2000).

Google Scholar