Optimization Design of Topology Structure of High Speed Train Communication Network Node

Abstract:

s: Based on the field bus technology, the computer network communication technology, embedded control system, the rapid development of technology and fault diagnosis technology, train communication network system based on formal method and simulation method are reviewed. For the application as a starting point, makes a research from the formal modeling, train communication network node system, dynamic property verification etc., summarizes the problems existing in this field, and the node system and topology communication network on the modern high speed train is optimized, provides system level reference for the design of train communication network and node system.

• Periodical: Applied Mechanics and Materials (Volumes 644-650)
• Pages: 4517-4520
• DOI: https://doi.org/10.4028/www.scientific.net/AMM.644-650.4517
• Online since: September 2014
• Authors: Bi Zheng Liang*, Shuai Guo, Zhao Han
• Keywords: Node System, Optimization Design, Topology, Train Communication Network

References

[1] Zhang Guo yin, Liu Ming. A Coloured Petri Net Based on Formal Verification Methodology of Device. 2010 International Conference on Intelligent Computation Technology and Automation, Changsha China, 2010. IEEE Press, 2010, VI, 46-49P (El: 20103413182787).

DOI: 10.1109/icicta.2010.72

[2] Zhang Guo yin, Liu Ming, Yao Ai hong. A Formal Approach for Modeling and Verification of Bus Bridge Based on Petri Net and Model Checking. The 3rd IEEE International Conference on Computer Science and Information Technology(IEEEICCSIT2010), Cheng du China, 2010. IEEE Press, 2010, VI, 335-339P(El: 20104413337414).

DOI: 10.1109/iccsit.2010.5565021

[3] Armin Z, Gunter H. A Train Control System Case Study in Model-Based Real Time System Design. IntemationalParallelandDistributedProcessingSymPosium, France, 2003, 118-121P.

[4] Siveroni I, Zisman A, Spanoudakis G. AUML-based static verification framework for security. Requirements Engineering, 2010, 15(l): 95-118P.

DOI: 10.1007/s00766-009-0091-y

[5] Guzey O, Wang LC, Levitt JR, et al. Increasing the Efficiency of Simulation-Based Functional Verification Through Unsupervised Support Vector Analysis. IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems, 2010, 29(1): 138一148P.

DOI: 10.1109/tcad.2009.2034347

[6] Rajkumar PV, Ghosh SK, DasgUPta P. Concurrent Usage Control Implementation Verification Using the SPIN Model Checker. Recent Trends in Network Security and Applications, 2010, 89, 214一223P.

DOI: 10.1007/978-3-642-14478-3_22