High-Speed Parallel Implementation of AES Key Expansion Algorithm Based on FPGA

Shun Wen Xiao; Xian Zhi Dai; Huai Bing Qi; Han Kui Liu; Qian Shu Zhang; Yun Xiu Wang

doi:10.4028/www.scientific.net/AMM.719-720.712

Paper Titles

The Study of Knowledge Based Geographic Information System
p.691

Minimum Cost Programming Models of Nodes Deployment for WSNs
p.696

Soft Decisions of D-PSK Demodulation for G3 OFDM Technology
p.702

Design and Implementation of a Loom Information Management System
p.707

High-Speed Parallel Implementation of AES Key Expansion Algorithm Based on FPGA
p.712

Design of Low Power Data Radio Transceiver Based on A7102C
p.717

An Efficient Method for Managing CoMP Cooperating Set Based on Central Controller in LTE-A Systems
p.721

An Energy-Awareness and Congestion-Avoidance Routing Protocol for Mobile Ad Hoc Networks
p.727

Development and Research of an Integrated Platform System for Management and Control
p.732

HomeApplied Mechanics and MaterialsApplied Mechanics and Materials Vols. 719-720High-Speed Parallel Implementation of AES Key...

High-Speed Parallel Implementation of AES Key Expansion Algorithm Based on FPGA

Abstract:

According to the traditional AES algorithm, we present an optimized scheme, which offers an implementation of AES key expansion algorithm. The key expansion algorithm is shown by matrix in this scheme, then it is converted to look-up table, we use FPGA which has rich look-up table and storage resources to implement algorithm in parallel. The scheme reduces the complexity of the algorithm. As can be seen from experimental results, according to the needs of the encryption system, the system data processing speed and data throughput can be changed in real-time by changing the system clock.

You might also be interested in these eBooks

View Preview

Info:

Periodical:

Applied Mechanics and Materials (Volumes 719-720)

Pages:

712-716

DOI:

https://doi.org/10.4028/www.scientific.net/AMM.719-720.712

Citation:

Cite this paper

Online since:

January 2015

Authors:

Shun Wen Xiao*, Xian Zhi Dai, Huai Bing Qi, Han Kui Liu, Qian Shu Zhang, Yun Xiu Wang

Keywords:

AES, FPGA, Key Expansion Algorithm

Export:

RIS, BibTeX

Price:

Permissions CCC:

Request Permissions

Permissions PLS:

Request Permissions

Сopyright:

Citation:

* - Corresponding Author

References

[1] S. Qian,Q. Zhou ,J. Yu, An efficint fpga implementation of AES algorithm, Microelectronics & Computer. 7(2005)89-91.

Google Scholar

[2] R. Spillman (writer),R.J. Ye (translator), Classical and Contemporary Cryptology , Tsinghua University, Beijing, (2005).

Google Scholar

[3] AES algorithm submission. Information on http: /www. nist. gov/aes, (1999).

Google Scholar

[4] H.P. Cao S.S. Luo Y.X. Yang, On the relationship between the round key and the cipher key of the aes algorithm, Journal of Beijing University of Posts and Telecommunications. 24(2004)102-106.

Google Scholar

[5] N.D. Ning Y.G. Wang, Optimized design of rijndael's configurable key schedule based on FPGA, Journal of Astronautic Metrology and Measurement. 28(2008)35-38.

Google Scholar

[6] Q.S. Du,M.Q. Wang B.X. Cao. Research on the key expansion of the encryption algorithm rijndael, Information Technology and Informatization. 28(2005)49-52.

Google Scholar

[7] X.D. Yang,Y. Wang, New methods of aes key expansion, Microelectronics & Computer. 29(2012)102-104.

Google Scholar

[8] Y.J. Zou S.P. Wang Z.J. Ran, The research of the key schedule on rijndael, Computer Applications and Software. 21(2004)9-10.

Google Scholar

[9] Y. Zeng,X. Lu,Y.Z. Fu. Optimized and configurable hardware implementation of AES algorithm, Microelectronics & Computer. 21(2004)34-37.

Google Scholar

[10] J.X. Shao, High speed accomplishment of AES algorithm based on FPGA, Journal of Southwest Petroleum Institute, Sichuan, (2005).

Google Scholar