Design of High Performance Sample Hold Amplifier for Pipeline ADC

R. Zou

doi:10.4028/www.scientific.net/AMM.743.244

Paper Titles

The Simulation Experiment and Research on an Improved Cumulative Sum Anomaly Detection Method
p.219

Design and Implementation of the Door Module of Gates
p.226

Design and Optimization of Microstrip Stub Bandstop Filter Based on ADS
p.233

Design of Carpet-Knitting Machine Control System Based on Embedded System
p.239

Design of High Performance Sample Hold Amplifier for Pipeline ADC
p.244

The Real-Time Control Technology of the Bidirectional Charger Based on the RTW
p.248

Simulation of DC Regulated Power Supply by SVPWM Control
p.252

Critical Clearing Time Associate with Relation of Power Load Factor and Frequency in Transient Stability
p.257

Research on the Full Electronic Light Detector of the Coach
p.263

HomeApplied Mechanics and MaterialsApplied Mechanics and Materials Vol. 743Design of High Performance Sample Hold Amplifier...

Design of High Performance Sample Hold Amplifier for Pipeline ADC

Abstract:

A fully-differential switched-capacitor sample-and-hold amplifier (SHA) used in a 10-bit 30-MS/s pipeline analog-to-digital converter (ADC) was designed using a 0.13-μm CMOS process. Flip-around architecture was used in the SHA circuit to lower the power consumption. A gain-boosted operational amplifier (OPAMP) was designed with a DC gain of 87 dB and a unit gain bandwidth of 388MHz at a phase margin of 75 degree. The simulated results have shown that the SHA circuit reaches a spurious free dynamic range (SFDR) of 94 dB and a signal-to-noise ratio (SNR) of 76 dB for a 10.18 MHz input signal with 30 MS/s sampling rate.

You might also be interested in these eBooks

View Preview

Info:

Periodical:

Applied Mechanics and Materials (Volume 743)

Pages:

244-247

DOI:

https://doi.org/10.4028/www.scientific.net/AMM.743.244

Citation:

Cite this paper

Online since:

March 2015

Authors:

R. Zou*

Keywords:

Gain-Boosted OPAMP, Pipeline ADC, Sample Hold Amplifier, Switched-Capacitor Circuit

Export:

RIS, BibTeX

Price:

Permissions CCC:

Request Permissions

Permissions PLS:

Request Permissions

Сopyright:

Citation:

* - Corresponding Author

References

[1] Abo A. Design for relialibity of low-voltage switched-capacitor circuits. PHD Thesis, University of California, Berkeley, (1999).

Google Scholar

[2] Chouia Y, El-Sankary K, Saleh A, et al. 14 b, 50 MS/s CMOS front-end sample and hold module dedicated to a pipelined ADC. IEEE Proc Int Symp Circuits and Systems, 2004, 1: 25.

DOI: 10.1109/mwscas.2004.1354000

Google Scholar

[3] YangW, Kelly D, Mehr I, et al. A 3-V 340 mW 14-b 75 Msample/s CMOS ADC with 85-dB SFDR at Nyquist input. IEEE J Solid-State Circuit, 2001, 36: (1931).

DOI: 10.1109/4.972143

Google Scholar

[4] Sumanen L, Waltari M, Halonen K A I. A 10-bit 200-MS/s CMOS parallel pipeline A/D converter. IEEE J Solid-State Circuit, 2001, 36: 1048.

DOI: 10.1109/4.933460

Google Scholar

[5] Rui Zou. Design of a Fully Differential Gain Boosted Operational Amplifier for High Performance ADC. Sixth International Conference on Business Intelligence and Financial Engineering, 2013: 539.

DOI: 10.1109/bife.2013.112

Google Scholar

[6] Bult K, Geelen G J G M. A fast-settling CMOS Op Amp for SC circuits with 90-dB dc gain. IEEE J Solid-State Circuits, 1990, 25: 1379.

DOI: 10.1109/4.62165

Google Scholar