A New Implementation Method of Viterbi Decoding in OFDM System Based on FPGA

Article Preview

Abstract:

This paper introduces the basic principle of Viterbi code in OFDM system and a new implementation method based on FPGA, on and timing circuit are validated by using of EDA tools Quartus II. The new method is that the Viterbi decoding module is improved,which makes the design of the whole decoding structure can be improved and solves the compatibility problem among the modules. Finally, the simulation results is given and demonstrates that a good Viterbi code can be achieved by using FPGA in OFDM system, which can save the cost, shorten the designing cycle , and is convenient to speed up the listing of products, occupy less hardware resources, and comply with the development trend of modern communication.

You might also be interested in these eBooks

Info:

Periodical:

Pages:

399-402

Citation:

Online since:

March 2015

Keywords:

Export:

Price:

Permissions CCC:

Permissions PLS:

Сopyright:

© 2015 Trans Tech Publications Ltd. All Rights Reserved

Share:

Citation:

[1] Wang Xinmei, Xiao Guozhen. error correcting codes principle and method[M]. Xi'an: Xi'an Electronic and Science University press, (2002).

Google Scholar

[2] Yongxu Zhu, Bin Wu, Yumei Zhou. Design of high-speed and low-power Viterbi decoder for IEEE 802. 11n[J]. microelectronics and computer, 2010, 27(7): 10-14.

Google Scholar

[3] Yongjian Xu, Hongzhou Tan, Guangping Long. The implementation of Viterbi decoding soft decision based on FPGA[J]. IT time weekly, 2014(z2).

Google Scholar

[4] Yang Jun, Ding Hongwei. FPGA based FFT processing system and its application [M]. Beijing: Science Press, (2012).

Google Scholar

[5] D. A. E1—Dib,M. I. Elmasry. Modified register—exchange Viterbi decoder for low-power wireless communications[J]. IEEE Transactions on Circuits and Systems,2004, 51(2): 37l一378.

DOI: 10.1109/tcsi.2003.822396

Google Scholar

[6] Mario Traber. A Low Power Survivor Memory Unit For Sequential Viterbi Decoders[J]. The 2001 IEEE International Symposium on, Circuits and Systems. 2001: 214—217.

DOI: 10.1109/iscas.2001.922210

Google Scholar