Design of Digital Pulse Compression System Based on FPGA

Yan Xin Yu; Chun Yang Wang; Yu Chen; Ke Yang

doi:10.4028/www.scientific.net/AMR.1049-1050.1718

Paper Titles

Research on Blurred Image Restoration Quality Evaluation Method
p.1698

An Improved AdaBoost Algorithm
p.1703

The Analysis of the Traffic Flow Running along the Horizontal Curve of the Approach Bridge
p.1707

An Extended Evacuation Floor Field Cellular Automata Model with Guide Field Strength
p.1713

Design of Digital Pulse Compression System Based on FPGA
p.1718

An Energy-Saving Anti-Collision Algorithm for the Active RFID Systems by Decreasing the Overhearing Slots
p.1722

An Adaptive Power Control Algorithm in RFID Systems
p.1726

A DSP-Based System Design for Image Capturing and Transmitting
p.1730

Embedding of Binomial Trees in Locally Twisted Cubes with Link Faults
p.1736

HomeAdvanced Materials ResearchAdvanced Materials Research Vols. 1049-1050Design of Digital Pulse Compression System Based...

Design of Digital Pulse Compression System Based on FPGA

Abstract:

Pulse compression technology is one of the key technologies in the field of modern radar signal processing, can effectively solve the contradiction between action distance and resolution. In this paper, a radar digital pulse compression system is designed and implemented based on FPGA with linear frequency modulated signal. The digital pulse compression module is designed using FFT IP core which can be reused in different periods of DPC, respectively performing FFT and IFFT calculation, so that the hardware consumption is saved significantly. Therefore, compared with other systems, the system designed in this paper has the characters of fast processing speed, high degree of modularity, real-time processing and short development cycle.

You might also be interested in these eBooks

Modern Technologies in Materials, Mechanics and Intelligent Systems

View Preview

Info:

Periodical:

Advanced Materials Research (Volumes 1049-1050)

Pages:

1718-1721

DOI:

https://doi.org/10.4028/www.scientific.net/AMR.1049-1050.1718

Citation:

Cite this paper

Online since:

October 2014

Authors:

Yan Xin Yu*, Chun Yang Wang, Yu Chen, Ke Yang

Keywords:

Digital Pulse Compression, FFT, FPGA, Linear Frequency Modulated Signal, Radar

Export:

RIS, BibTeX

Price:

Permissions CCC:

Request Permissions

Permissions PLS:

Request Permissions

Сopyright:

Citation:

* - Corresponding Author

References

[1] R Radhouane, P Liu, C Modlin, Minimizing the Memory Requirement for Continuous Flow FFT Implementation: Continuous Flow Mixed Mode FFT(CMFF - FFT) 1ISCAS 2000, IEEE, May 28 -31.

DOI: 10.1109/iscas.2000.857040

Google Scholar

[2] S-F Hsiao, M-R Jiang. Efficient Synthesiser for Generation of Fast Parallel Multiplier[J]. Computers and Digital Technology , IEEE Proceedings2 , Jan. 2000 , 147(1) : 49-52.

Google Scholar

[3] Mori, M Nagamatsu. A 10 ns 5454-b Parallel St ructure Full Array Multiplier with 0. 5 CMOS Technology[J] . IEEE J of Solid-State Circuits , 1991 , 26 (4) : 600-606.

DOI: 10.1109/4.75061

Google Scholar