Control Factor Selection and Solder Residue Problem Study in Flip Chip Process

Article Preview

Abstract:

You might also be interested in these eBooks

Info:

Periodical:

Advanced Materials Research (Volumes 154-155)

Pages:

1804-1812

Citation:

Online since:

October 2010

Export:

Price:

Permissions CCC:

Permissions PLS:

Сopyright:

© 2011 Trans Tech Publications Ltd. All Rights Reserved

Share:

Citation:

[1] John H. Lau Express packaging system, Low cost Flip Chip technologies for DCA, WLSP and PBGA assemblies, (2002).

Google Scholar

[2] John H. Lau Express packaging system. Inc, Solder joint reliability BGA, CSP, Flip Chip and fine pitch SMT assemblies, (2002).

Google Scholar

[3] Ning-Cheng Lee, Reflow soldering process and troubleshooting: SMT, BGA, CSP and Flip Chip Technologies, (2001).

DOI: 10.1108/mi.2003.21820aae.003

Google Scholar

[4] Leandro G. Barajas, Process Control in High-Noise Environments Using a Limited Number of Measurements,School of Electrical and Computer Engineering Georgia Institute of Technology Atlanta GA, 30332, (2002).

DOI: 10.17775/cseejpes.2016.00043

Google Scholar

[5] T. A. Nguty, N. N. Ekere, and A. Adebayo, 1999, Correlating Solder Paste Composition with Stencil Printing Performance,Electronics Manufacturing Engineering Research Group Department of Aeronautical, Mechanical and Manufacturing Engineering University of Salford, (1999).

DOI: 10.1109/iemt.1999.804837

Google Scholar

[6] John H. Lau, Express packaging system, Low cost Flip Chip technologies for DCA, WLSP and PBGA assemblies, (2000).

Google Scholar