Performance Analysis Method under Time-Space Variations

Article Preview

Abstract:

With shrinking process size, many variations have a growing impact on circuit performance for today’s integrated circuit(IC) technologies. In this paper, we describe a high-order model of circuit performance analysis under time-space variations. The time-space variations, such as process variations, place and route imformance, environment parameters and temporal variations, are included in hierarachical perfornance analysis. The time-space variations are increased in variance analysis. Based on quadratic model, coefficients of the K-L expansion and function item are decided. The high-order analysis model is built. The result of experiment proves that the proposed method can improve analysis performance effectively.

You might also be interested in these eBooks

Info:

Periodical:

Pages:

494-498

Citation:

Online since:

January 2011

Authors:

Export:

Price:

Permissions CCC:

Permissions PLS:

Сopyright:

© 2011 Trans Tech Publications Ltd. All Rights Reserved

Share:

Citation:

[1] Labun Andrew. Rapid method to account for process variation in full-chip capacitance extraction. IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems, 2004, 23 (6) : 941 – 951P.

DOI: 10.1109/tcad.2004.828111

Google Scholar

[2] Zhang Lei, Wang Xiren, Yu Wenjian, Wang Zeyi. Fast Library-Building Methodf or 3D capacitance Extraction with Variation of Process Parameters. Jounal of Computer-aided Design& Computer Graphics. 2006,18(12):1837-1843P.

Google Scholar

[3] Agarwal A, Zolotov V, Blaauw D T. Statistical timing analysis using bounds and selective enumeration. IEEE Transactions on Computer Aided Design Intergrated circuits and system, 2003, 22(3): 1234-1260P.

DOI: 10.1109/tcad.2003.816217

Google Scholar

[4] Bhardwaj S, Vrudhula S, Ghanta P, et al. Modeling of intradie process variations for accurate analysis and optimization of nano-scale circuits. Proceedings of the 43rd Conference on Design Automation. 2006: 791-796P.

DOI: 10.1145/1146909.1147109

Google Scholar

[5] Hu Jing, Ma Guangsheng, Li Donghai and Feng Gang F. Leakage Power Analysis Based on Correlation-Hessian Matrix. Chinese Journal of Computer-Aided Design& Computer Graphics. 2008, 20(5): 598-604P.

Google Scholar

[6] Wang J, Ghanta P, Vrudhula S. Stochastic analysis of interconnect performance in the presence of process variations. Proceedings of International Conference on Computer-Aided Design (ICCAD). 2004: 880-886P.

DOI: 10.1109/iccad.2004.1382698

Google Scholar

[7] K. K. Phoon, H. W. Huang, S. T. Quek. Simulation of strongly non-Gaussian processes using Karhunen-Loeve expansion. Probabilistic Engineering Mechanics. 2005, 20: 188-198P.

DOI: 10.1016/j.probengmech.2005.05.007

Google Scholar