An Application on Controller to Improve Performance of Multi-Core Shared Memory Based on Network Processing

Pei Jun Ma; Yu Jia Peng; Kang Li; Jiang Yi Shi; Qing Guang

doi:10.4028/www.scientific.net/AMR.403-408.2107

Paper Titles

An Approach to Sustainable Homes by Applying Control Science
p.2087

System of Sustainable Construction Based on Project Whole Life Cycle Management
p.2093

Public Buildings Baseline Load Forecasting Model
p.2098

A Trust Model Based on Check Point Behaviors Risk Evaluation
p.2102

An Application on Controller to Improve Performance of Multi-Core Shared Memory Based on Network Processing
p.2107

Design of Data Transmission Platform Based on LVDS and FPGA Technology
p.2111

To Construct an Underwater Acoustic Communication Software with the Interface Technology between Vc++6.0 and Matlab2007a
p.2115

Set-up the Complicated Module of the Embedded Software and Research the Orthogonality of the Structure
p.2119

Research on the New Assessment Model of Water Source Quality Based on Maximum Entropy Principle
p.2123

HomeAdvanced Materials ResearchAdvanced Materials Research Vols. 403-408An Application on Controller to Improve...

An Application on Controller to Improve Performance of Multi-Core Shared Memory Based on Network Processing

Abstract:

An application to improve the performance of Multi-Core shared memory based on network processing is described in this paper. In order to get more instructions with address relevancy, the function of chain is applied on the design of SDRAM controller. The application of chain needs to rely on the design of arbitration and command control logic. Firstly, the algorithm of the arbitration is adapted to ensure the function of chain bit. Secondly the command control logic is also optimized to support addressing SDRAM memory efficiently. The verified results show that the efficiency of the SDRAM memory can be improved nearly 47.4% after exploiting more instructions with address relevancy.

You might also be interested in these eBooks

View Preview

Info:

Periodical:

Advanced Materials Research (Volumes 403-408)

Pages:

2107-2110

DOI:

https://doi.org/10.4028/www.scientific.net/AMR.403-408.2107

Citation:

Cite this paper

Online since:

November 2011

Authors:

Pei Jun Ma, Yu Jia Peng, Kang Li, Jiang Yi Shi, Qing Guang

Keywords:

Address Relevancy, Arbitration, Chain, Command Control Logic

Export:

RIS, BibTeX

Price:

Permissions CCC:

Request Permissions

Permissions PLS:

Request Permissions

Сopyright:

Citation:

References

[1] W. Eatherton, Router/Swithch Architecture with Networking Specific Memories, Proc. Memory, storage, and serial Interface Technology Conf. (MemCon 2002), Oct. (2002).

Google Scholar

[2] Niraj Shah. Understanding Network Processors. Master's thesis, University of California, Berkeley, 2001-09.

Google Scholar

[3] Lin Weifen, Reinhardt S K, Burger D. Reducing DRAM Latencies with an Integrated Memory Hierarchy Design [C]. Proceedings of the Seventh International Symposium on High Performance Computer Architecture, 2001, 01: 301-312.

DOI: 10.1109/hpca.2001.903272

Google Scholar

[4] S. Iyer, R.R. Kompella, and N. McKeown. Analysis of a memory architecture for fast packet buffers. In Proc. IEEE Workshop High Performance Switching and Routing(HPSR), (2001).

DOI: 10.1109/hpsr.2001.923663

Google Scholar

[5] Huang. F-M, Chen. C-H, Memory access scheduling and bank precharge strategies, 12th IEEE International Symposium on Modeling, Analysis, and Simulation of Computer and Telecommunication Systems, (2004).

Google Scholar