High Speed Transaction Hardware Channel in Loosely-Coupled Reconfigurable Computing Emulation System

Article Preview

Abstract:

The loosely-coupled reconfigurable computing model includes the host microprocessor in conjunction with an external stand-alone reconfigurable hardware which takes advantage of low cost in technology and development time. It can work as a fast emulation approach to study reconfigurable computing prototype system. One of the key features of such emulation system is the ability to perform the communication. In this paper, we proposed a high speed hardware channel with direct memory access(DMA) transaction method based on Xilinx ML555 development kit and PCI-express(peripheral component interconnection express) endpoint block IP. Experiments show that both read and write transaction speed in this design meet the theoretical maximum speed.

You might also be interested in these eBooks

Info:

Periodical:

Pages:

456-463

Citation:

Online since:

February 2012

Export:

Price:

Permissions CCC:

Permissions PLS:

Сopyright:

© 2012 Trans Tech Publications Ltd. All Rights Reserved

Share:

Citation:

[1] Katherine Compton and Scott Hauck, Reconfigurable Computing: A Survey of Systems and Software, ACM Computing Surveys, vol. 34, No. 2, June 2002, p.171–210.

DOI: 10.1145/508352.508353

Google Scholar

[2] Christophe Bobda, Introduction to Reconfigurable Computing — Architectures, Algorithm, and Applications, 2007 Springer.

Google Scholar

[3] Peng, Integrating PCI-express into PXI and VXI for high perfomance systems, in Proc. of IEEE Autotestcon, Baltimore, MD, USA, Aug. 2007, pp.405-409.

DOI: 10.1109/autest.2007.4374247

Google Scholar

[4] H. Frock, M. Geruso, and M. Wetzel, A survey of high speed bus technologies for data movement in ATE systems, in Proc. of IEEE Autotestcon, anaheim, CA, Sep. 2006, pp.655-657.

DOI: 10.1109/autest.2006.283743

Google Scholar

[5] L. -G. Zhou, H. -M. Liang, D. -D. Xie, and Z. -K. Wang, Design and implementation of data transfer card based on PCI-express bus, Electronic Measurement Technology, vol. 30, no. 11, pp.28-32, (2007).

Google Scholar

[6] Bo Li, Yu Peng, Da-Tong Liu, and Xi-Yuan Peng, A High Speed DMA Transaction Method forPCI-express Devices, Manuscript presented at 2009 IEEE Circuits and Systems International Conference on Testing and Diagnosis, April 28-29, 2009; revised November 4, (2009).

DOI: 10.1109/cas-ictd.2009.4960747

Google Scholar

[7] Virtex-5 FPGA ML555 Development Kit for PCI and PCI-express Designs, Xilinx, Inc, UG201 (v1. 4) March 10, (2008).

Google Scholar

[8] Virtex-5 FPGA Integrated Endpoint Block for PCI-express Designs, Xilinx, Inc, UG197 (v1. 5) July 22, (2009).

Google Scholar

[9] PCI-express Base Specification, 1. 0a ed, PCI SIG, (2003).

Google Scholar