Flow Measurement with Digital Correlator Realized by FPGA

Article Preview

Abstract:

Cross correlator is the core device of the cross-correlation flow measurement system. This paper describes the theory of the cross-correlation flow measurement system and realizes the digital correlator for flow measurement based on field programmable gate arrays (FPGA). The correlation algorithm is realized by verilog language, and the result of Modelsim simulation shows that this correlator can be used to calculate the cross functions of random signal. This correlator which has a simple hardware structure, high reliability and high accuracy, can meet the demand of the real-time flow measurement system.

You might also be interested in these eBooks

Info:

Periodical:

Pages:

641-646

Citation:

Online since:

February 2012

Export:

Price:

Permissions CCC:

Permissions PLS:

Сopyright:

© 2012 Trans Tech Publications Ltd. All Rights Reserved

Share:

Citation:

[1] Jun Han and Feng Dong, Mass flow rate measurement of Gas/liquid two-phase flow in horizontal pipe based on V-cone flow meter and adaptive wavelet network" in Instrumentation and Measurement Technology Conference, 2009. I2MTC , 09. IEEE, pp.1391-1396.

DOI: 10.1109/imtc.2009.5168673

Google Scholar

[2] Haifeng Ji, Zhiyao Huang, Baoliang Wang and Haiqing Li, Measurement system for characterization of gas-liquid two-phase flow in micro-channel" in Instrumentation and Measurement Technology Conference, 2009. I2MTC , 09. IEEE, pp.492-497.

DOI: 10.1109/imtc.2004.1351552

Google Scholar

[3] Kenji Nakahira, Tetsuji Kodama, Takeshi Furuhashi and Hiroshi Maeda, Design of Digital Polarity Correlators in a Multiple-User Sonar Ranging System, in IEEE transactions on instrumrntation and measurement, VOL. 54, NO. 1, Februray 2005, pp.305-310.

DOI: 10.1109/tim.2004.839753

Google Scholar

[4] Botao Miao, Regan Zane and Dragan Maksimovic, System Identification of Power Converters With Digital Control Through Cross-Correlation Methods, in IEEE transactions on power electronics, VOL. 20, NO. 5, September 2005, pp.1093-1099.

DOI: 10.1109/tpel.2005.854035

Google Scholar

[5] LI Wen-tao and LIANG Hao, Design of Real-time Cross Correlator Based on NIOS II, in Industry and Mine Automation on pp.112-115. May 20009.

Google Scholar

[6] C. Cunat and E. Boutillon, Simplified Hardware Bit Correlator, in Communications Letters, IEEE, p.531 – 533. June (2007).

DOI: 10.1109/lcomm.2007.070124

Google Scholar

[7] Xiaoyan Huang, Xi'an Feng and Tiande Gao, The design of high-speed real time multi-channel sonar simulation signal source based on FPGA parallel technology, in Wireless Communications & Signal Processing, 2009. WCSP 2009. International Conference on, pp.1-4.

DOI: 10.1109/wcsp.2009.5371650

Google Scholar

[8] C. Jakob, A. T. Schwarzbacher, B. Hoppe and R. Peters. A FPGA Optimised Digital Real-Time Mutichannel Correlator Architecture, in Digital System Design Architectures, Methods and Tools, 2007. DSD 2007. 10th Euromicro Conference, pp.35-42.

DOI: 10.1109/dsd.2007.4341447

Google Scholar

[9] D. Mathew, V. P. Devassia and T. Thomas, Compression of Psuedo-Periodic Signals Using 2D Wavelet Transforms, in Conference on Computational Intelligence and Multimedia Applications, 2007. International Conference, pp.378-382.

DOI: 10.1109/iccima.2007.179

Google Scholar

[10] A. Al-Dhaher, E. M. Petriu and M. Dostaler, FPGA correlator architecture using random-pulse data representation, in Instrumentation and Measurement Technology Conference, 2002. IMTC/2002. Proceedings of the 19th IEEE, p.1061-(1963).

DOI: 10.1109/imtc.2002.1007102

Google Scholar

[11] Gaoyi Zhang, Xun Zhang, Ning Zhou and Guangming Zha, The realization of FH/DS/DQPSK, DS/D8PSK digital correlator sampling on intermediate frequency, in Communications, Circuits and Systems, International Conference on May (2005).

DOI: 10.1109/icccas.2005.1495210

Google Scholar

[12] K. Wang, J. Singh and M. Faulkner, FPGA implementation of an OFDM-WLAN synchronizer, in Electronic Design, Test and Applications, DELTA 2004. Second IEEE International Workshop on pp.89-94.

DOI: 10.1109/delta.2004.10039

Google Scholar