A Novel Technique for Arithmetic Elements Standard Cell Library Establishment Based on Tanner Tools

Chun Zhao; Ce Zhou Zhao; Bin Da

doi:10.4028/www.scientific.net/AMR.569.273

Paper Titles

Technology on Bra Pattern Structure Design
p.256

Research on the Capacity Promotion of Chemical Logistics Based on the Material Resources
p.260

Research on Oxygen Content and Crack Control of Oxygen-Free Copper Billet in Horizontal Continuous Casting Process
p.264

Manufacturing Process Design of Multi-Scale Synthetic Leaves Based on Microcapillary Plastic Film
p.268

A Novel Technique for Arithmetic Elements Standard Cell Library Establishment Based on Tanner Tools
p.273

Simulation of Bubbles Aggregation Process Base on Interface Compression Method
p.277

Production of Carbon Dioxide Snow by Flash-Atomization for Material Cleaning Process
p.282

The Simulation of CO₂ Recovery & Liquefaction Flowsheet in the Beer Fermentation Process by Aspen Plus Software
p.286

The Study of the Plastic Cover Mold Design and Process Optimization Based on Moldflow
p.290

HomeAdvanced Materials ResearchAdvanced Materials Research Vol. 569A Novel Technique for Arithmetic Elements Standard...

A Novel Technique for Arithmetic Elements Standard Cell Library Establishment Based on Tanner Tools

Abstract:

The economic and efficient accomplishment of an application-specific integrated circuit design depends heavily upon the choice of the library. Therefore, it is important to build library that full fills the design requirement. Tanner Tools is a set of software for designing integrated circuits. The great advantage of Tanner is that it can provide a complete circuit design tools in desktop computers. The paper aims to create a standard cell library establishment on the 0.5 micro complementary metal–oxide–semiconductor mixed signal process based on the Tanner Tools.

You might also be interested in these eBooks

View Preview

Info:

Periodical:

Advanced Materials Research (Volume 569)

Pages:

273-276

DOI:

https://doi.org/10.4028/www.scientific.net/AMR.569.273

Citation:

Cite this paper

Online since:

September 2012

Authors:

Chun Zhao, Ce Zhou Zhao, Bin Da

Keywords:

Arithmetic Elements, Layout, Simulation, Standard Cell Library, Tanner Tools, Verification

Export:

RIS, BibTeX

Price:

Permissions CCC:

Request Permissions

Permissions PLS:

Request Permissions

Сopyright:

Citation:

References

[1] S. Satapathy, Digital Circuit Design Using CMOS Transistor Model for Development in ASIC/SOC Technology, Signals, Circuits and Systems, ISSCS, 1-4, (2007).

DOI: 10.1109/isscs.2007.4292676

Google Scholar

[2] M. Blyzniuk, V. Vanzeveren, Reliability-Aimed Defect/Fault Characterization of Standard Cells of VLSI Circuits, Microelectronics, MIEL 26th International Conference, 387-390, (2008).

DOI: 10.1109/icmel.2008.4559302

Google Scholar

[3] R. Afonso, M. Rahman, H. Tennakoon, C. Sechen, Power Efficient Standard Cell Library Design, Circuits and Systems Workshop, DCAS, IEEE Dallas, 1-4, (2010).

DOI: 10.1109/dcas.2009.5505245

Google Scholar

[4] S. O. Churayev, B. T. Matkarimov, T. T. Paltashev, On-Chip Measurements of Standard-Cell Propagation Delay, Design & Test Symposium, EWDTS, East-West, 179-181, (2011).

DOI: 10.1109/ewdts.2010.5742113

Google Scholar

[5] J. G. Brown, R. D. Blanton, Automated Standard Cell Library Analysis for Improved Defect Modeling, Quality Electronic Design, ISQED, 643-648, (2008).

DOI: 10.1109/isqed.2008.4479813

Google Scholar

[6] Y. Qi, Z. Li, Q. Wang, Low-Power FIR Filter Based on Standard Cell, ASIC, ASICON 6th International Conference, 208-211, (2005).

DOI: 10.1109/icasic.2005.1611297

Google Scholar

[7] R. Singh, P. Kumar, B. Singh, Performance Analysis of Fast Adders Using VHDL, International Conference on ARTCC, 189-193, (2009).

Google Scholar