Research on Hardware Design Verification Methods

Jie Zhang; Jian Qi; Yong Guan

doi:10.4028/www.scientific.net/AMR.588-589.1208

Paper Titles

A New Genetic Algorithm for Balancing Network Load
p.1188

The Influence of General Disturbances on the Hammerstein Model Identifications
p.1194

The Real Time System of Hair Detection in Mushroom Based on Computer Vision
p.1199

Application of Human-Computer Speech Interaction in Dispatching System
p.1204

Research on Hardware Design Verification Methods
p.1208

An Improvement of ZigBee Cluster-Tree Routing Protocol
p.1214

The Design and Realize of Activation Platform on Dynamic Simulation Test Machine of Guns
p.1218

A Design of IP PBX Phone System
p.1222

Simulation and Experiment Study on the Magnetic Rheology Damper
p.1226

HomeAdvanced Materials ResearchAdvanced Materials Research Vols. 588-589Research on Hardware Design Verification Methods

Research on Hardware Design Verification Methods

Abstract:

This paper first summarizes the existing basic theories and methods of hardware design verification. Then it analyzes and compares the simulation-based verification and formal methods-based verification, and discusses Equivalence Checking, Model Checking and Theorem Proving in detail. Finally, it points out the existing problems and the future directions in the field.

You might also be interested in these eBooks

View Preview

Info:

Periodical:

Advanced Materials Research (Volumes 588-589)

Pages:

1208-1213

DOI:

https://doi.org/10.4028/www.scientific.net/AMR.588-589.1208

Citation:

Cite this paper

Online since:

November 2012

Authors:

Jie Zhang, Jian Qi, Yong Guan

Keywords:

Equivalence Checking, Formalization, Hardware Verification, Model Checking, Theorem Proving

Export:

RIS, BibTeX

Price:

Permissions CCC:

Request Permissions

Permissions PLS:

Request Permissions

Сopyright:

Citation:

References

[1] LI SHAORONG, XU YUTING. An Equivalence Method for Verifying the Combinational Circuits Based on BDD. Computer Science［J］，2007, 34(3): 293-295.

Google Scholar

[2] ZENG QIONG, YAN WEI. Research On Combinational Circuits Equivalence Check Method［J］. Computer Engineering，2007, 33(4): 253-255.

Google Scholar

[3] YU LEI, ZHAO ZONGTAO. Bounded Model Checking of PSL［J］. Chinese Journal of Electronnics，2009, 37(3): 614-621.

Google Scholar

[4] LIU LINGYI, ZHAO YANG, LV TAO. Combining ATPG and SAT for Preimage Computation in Unbounded Model Checking［J］. Computer Aided Design and Computer Graphics, 2007, 19(3): 376-380.

Google Scholar

[5] HAN JUNGANG, WANG YANBING. DESCRIBING AND VERIFYING THE BEHAVIOR OF HARDWARE IN XYZ/E LANGUAGE［J］. Journal of Software，1996, 7(11): 676-682.

Google Scholar

[6] ALI HABIBI, SOFIENE TAHAR, ADEL GHAZEL. Formal Modeling of the ADSP-2100 Processor using HOL: Proceedings of the 2002 IEEE Canadian Conference on Electrical & Computer Engineering[C]. Canada: [s. n. ], (2002).

DOI: 10.1109/ccece.2002.1013012

Google Scholar

[7] CHEN BO, Research on Hardware Verification based on Theorem Prover HOL [D]. Lanzhou: Lanzhou University, (2006).

Google Scholar