Design and Application of New Merging Unit Based on Dual CPU

Ying Han; Long Hua Mu; Wei Zhuang

doi:10.4028/www.scientific.net/AMR.614-615.1724

Paper Titles

Study on Classification of Information to Realize Grid Intelligent
p.1706

Data Storage Strategy of Electric Energy Metering Production and Dispatching Platform under Intensification Mode
p.1710

Reflections on Driving Force, Connotation and Technical Area of Smart Grid
p.1716

Overview on Micro-Grid Technology
p.1720

Design and Application of New Merging Unit Based on Dual CPU
p.1724

Scheme for on-Line Monitoring System of Converter Transformer
p.1729

Broken Steel Wire Rope Inspection Based on RBF Neural Network
p.1734

Bi-Objective Power Dispatch on Micro-Grid System Using Improved Genetic Algorithms
p.1738

Present Situation of Research on Microgrid and the Necessity of Developing DC Microgrid
p.1744

HomeAdvanced Materials ResearchAdvanced Materials Research Vols. 614-615Design and Application of New Merging Unit Based...

Design and Application of New Merging Unit Based on Dual CPU

Abstract:

For the increasing development of smart grid and the basic requirements of smart substations for digital information, networked communication platform and standardized information sharing, it’s very necessary to do research on the merging unit, which is the important equipment in process layer of substations. In order to adapt to the development of smart substations, according to IEC61850-9-2 standards, a new merging unit based on dsPIC30F6014 and STM32F107 is designed in this paper and each function module is designed and analyzed. DsPIC is responsible for data receiving and processing and the controlling of logical state. STM32F107 is responsible for the synchronization of merging unit and Ethernet communication. Time-synchronization based on IEEE1588 precision time protocol is especially introduced in this paper.

You might also be interested in these eBooks

Advances in Power and Electrical Engineering

View Preview

Info:

Periodical:

Advanced Materials Research (Volumes 614-615)

Pages:

1724-1728

DOI:

https://doi.org/10.4028/www.scientific.net/AMR.614-615.1724

Citation:

Cite this paper

Online since:

December 2012

Authors:

Ying Han, Long Hua Mu, Wei Zhuang

Keywords:

Ethernet Communication, IEC61850-9-2, IEEE1588, Merging Unit, Smart Substation

Export:

RIS, BibTeX

Price:

Permissions CCC:

Request Permissions

Permissions PLS:

Request Permissions

Сopyright:

Citation:

References

[1] Ling Yan, Wei Li, CAO Jinping. "Synchronized Sampling of Merging Unit with FPGA", Electric Power Automation Equipment, vol. 30, Nov. 2010, pp.126-128.(In Chinese)

Google Scholar

[2] Chen Fan, Yimin Ni,Renhui Dou, et al, "Analysis of Network Scheme for Process Layer in Smart Substation", Automation of Electric Power Systems, vol. 35, Nov. 2011, pp.67-71.(In Chinese)

Google Scholar

[3] Can Huang, Jianyong Zheng, Jun Mei. "FPGA-based Logical Control Strategy of Voltage Parallel and Voltage Switch in Digital Substation", Power System Protection and Control, vol. 38, Nov. 2011, pp.196-199. (In Chinese)

Google Scholar

[4] Wei Liu, Haoqing Xiong, Guang Guang, et al. "Application Analysis and Field Test of IEEE1588 Clock Synchronization System", Electric Power Automation Equipment, vol. 32, Nov. 2012, pp.127-130. (In Chinese)

Google Scholar

[5] David Rosselot. "IEEE1588 boundary clock and transparent clock implementation using the DP83640", National Semiconductor Application Note1838. April 28, 2008.

Google Scholar