IP Core Based on the Kalman Filter Algorithm in the FPGA Implementation

Article Preview

Abstract:

This article discusses one-dimensional Kalman filter algorithm using FPGA hardware IP core implementation process. First of all, to program the FPGA matrix operations, implementation of double precision floating point. Then the Kalman filter algorithm programmed in MATLAB, to verify the correctness of the algorithm thinking. Finally the MATLAB language programming algorithm is converted into VHDL language. And call 64 a double precision floating point data algorithm realizes the design of 1-D Kalman filtration algorithm IP core, which make the Kalman filter meet the high precision as well as high speed to complete complex algorithm.

You might also be interested in these eBooks

Info:

Periodical:

Advanced Materials Research (Volumes 694-697)

Pages:

1093-1097

Citation:

Online since:

May 2013

Export:

Price:

Permissions CCC:

Permissions PLS:

Сopyright:

© 2013 Trans Tech Publications Ltd. All Rights Reserved

Share:

Citation:

[1] Kalman R E. A new approach to linear filtering and predic-tion problems[J]. Journal of Basic Engineering, 1960, 82D:34- 45.

Google Scholar

[2] Joshua Lee, Wang Yuwen. Kalman filtering applications in image recognition [J]. HowlBin Normal University: Natural Science Edition, 2005 (03): 15 - 17.

Google Scholar

[3] Luo Yi. Dynamically reconfigurable FPGA circuit test technology research [D] University of Electronic Science and Technology, 2009.

Google Scholar

[4] Du Jianguo the.VerilogHDL hardware description language [M] Beijing: National Defence IndustryPress, 2004.

Google Scholar

[5] Mansheng,Zhang,Xuezhuang,Zhang. Kalman filter and its engineering application [J]. Computer Technology and Automation. 2008, 27 (1) :1-2.

Google Scholar