Hardware Rules and Improved S-Box on AES

Shi Yong Zhang; Gong Liang Chen; Lei Fan; Jian Hua Li

doi:10.4028/www.scientific.net/AMR.717.849

Paper Titles

Security Evaluation on Speech Biometric Authentication System
p.826

Research on the Design Method of Combat Action Military Concept Model in Digital Battlefield
p.832

Research and Development of the Computer Aided RCM Analysis System Database
p.838

Zero Based Research on Text Watermark Algorithm
p.844

Hardware Rules and Improved S-Box on AES
p.849

Design and Implementation of Workflow Creation and Scheduling Mechanism on Collaborative System
p.854

Research on Intrusion Clustering in the Cloud Platform Based on Kohonen Neural Network
p.859

Understanding the Responsiveness of Open Loop Rate Adaptation Algorithms of IEEE 802.11 WLAN
p.864

Transmission of Accurate Time Information Using Photonic Services
p.870

HomeAdvanced Materials ResearchAdvanced Materials Research Vol. 717Hardware Rules and Improved S-Box on AES

Hardware Rules and Improved S-Box on AES

Abstract:

The Advanced Encryption Standard (AES) was specified in 2001 by the National Institute of Standards and Technology. Our attempt is to define the hardware rule about hardware calculation and to find further reduce for the size of AES, by seeking to other normal bases.Finally, we give the result that our hardware implementation is better than the previous results.

You might also be interested in these eBooks

Key Engineering Materials and Computer Science II

View Preview

Info:

Periodical:

Advanced Materials Research (Volume 717)

Pages:

849-853

DOI:

https://doi.org/10.4028/www.scientific.net/AMR.717.849

Citation:

Cite this paper

Online since:

July 2013

Authors:

Shi Yong Zhang, Gong Liang Chen, Lei Fan, Jian Hua Li

Keywords:

Advanced Encryption Standard (AES), Hardware, Normal Basis, S-Box

Export:

RIS, BibTeX

Price:

Permissions CCC:

Request Permissions

Permissions PLS:

Request Permissions

Сopyright:

Citation:

References

[1] NIST. Specification for the ADVANCED ENCRYPTION STANDARD (AES). Technical Report FIPS PUB 197, National Institute of Standards and Technology (NIST), November 2001.

Google Scholar

[2] Sumio Morioka and Akashi Satoh. A 10 Gbps full-AES crypto design with a twisted-BDD S-box architecture. In IEEE International Conference on Computer Design. IEEE, 2002.

DOI: 10.1109/iccd.2002.1106754

Google Scholar

[3] Nicholas Weaver and John Wawrzynek. High performance, compact AES implementations in Xilinx FPGAs. available at http://www.cs.berkeley.edu/ ~nweaver/papers/AES in FPGAs.pdf, September 2002.

Google Scholar

[4] Kimmo U. Jarvinen, Matti T. Tommiska, and Jorma O. Skytta. A fully pipelined memoryless 17.8 gbps AES128 encryptor. In FPGA03. ACM, 2003.

DOI: 10.1145/611817.611848

Google Scholar

[5] Sumio Morioka and Akashi Satoh. An optimized S-box circuit arthitecture for low power AES design. In CHES2002, volume 2523 of Lecture Notes in Computer Science, pages 172–186. Springer, 2003.

DOI: 10.1007/3-540-36400-5_14

Google Scholar

[6] Atri Rudra, Pradeep K. Dubey, Charanjit S. Jutla, Vijay Kumar, Josyula R. Rao, and Pankaj Rohatgi. Efficient Rijndael encryption implementation with composite field arithmetic. In CHES2001, volume 2162 of Lecture Notes in Computer Science, pages 171–184. Springer, 2001.

DOI: 10.1007/3-540-44709-1_16

Google Scholar

[7] A. Satoh, S. Morioka, K. Takano, and Seiji Munetoh. A compact Rijndael hardware architecture with S-box optimization. In Advances in Cryptology - ASIACRYPT 2001, volume 2248 of Lecture Notes in Computer Science, pages 239–254. Springer, 2001.

DOI: 10.1007/3-540-45682-1_15

Google Scholar

[8] Johannes Wolkerstorfer, Elisabeth Oswald, and Mario Lamberger. An ASIC implementation of the AES Sboxes. In CT-RSA, volume 2271 of Lecture Notes in Computer Science, pages 67–78. Springer, 2002.

DOI: 10.1007/3-540-45760-7_6

Google Scholar

[9] NIST. Recommendation for block cipher modes of operation. Technical Report SP 800-38A, National Institute of Standards and Technology (NIST), December 2001.

Google Scholar

[10] Vincent Rijmen. Efficient implementation of the Rijndael S-box. available at http://www.esat.kuleuven.ac.be/~rijmen/rijndael/sbox.pdf, 2001.

Google Scholar

[11] D. Canright. A very compact Rijndael S-box. Technical Report NPS-MA-04- 001, Naval Postgraduate School, September http://library.nps.navy.mil/uhtbin/ hyperion-image/ NPS-MA-05-001.pdf, 2004.

Google Scholar