Research on Optimization Algorithm of Reconfigurable Logical Operation Resource Configuration

Hong Yan Li; Fei Gao

doi:10.4028/www.scientific.net/AMR.756-759.1968

Paper Titles

Research of Tourist Attractions Real-Time Query System Based on Mobile GIS
p.1948

Architecture and Key Technologies of Cloud Computing
p.1953

Load Balancing Algorithm Research for Virtual Machine Resources in Cloud Environment
p.1957

Analysis and Research of Modulation Recognition Algorithm in Satellite Communications
p.1961

Research on Optimization Algorithm of Reconfigurable Logical Operation Resource Configuration
p.1968

The Important Position of Computer Aided Design in Architectural Creation
p.1973

Joint Subcarrier and Power Allocation for Uplink Spectrum Sharing in Cognitive OFDM Networks: A Waterfilling Based Approach
p.1979

A Research and Implement of Data Storage and Management Method Based on the Embedded MCU Data Flash
p.1984

The Application of WiFi Technology in IPTV STB
p.1989

HomeAdvanced Materials ResearchAdvanced Materials Research Vols. 756-759Research on Optimization Algorithm of...

Research on Optimization Algorithm of Reconfigurable Logical Operation Resource Configuration

Abstract:

In reconfigurable systems, how to take full advantage of the limited reusable resource through configuration information to achieve better system function is difficult. In this article, an optimization algorithm of resource allocation for reconfigurable Boolean function logic computation resource based on cupidity arithmetic ideas is proposed, which is used in reconfigurable design for stream cipher algorithm. The algorithm selects a series of configurations from several different configurations of Boolean functions in order to get the best result overall in achieving optimal utilization of reconfigurable resources. The algorithm's time complexity is O (nm), space complexity is S (nm). Finally, an application example is given.

You might also be interested in these eBooks

View Preview

Info:

Periodical:

Advanced Materials Research (Volumes 756-759)

Pages:

1968-1972

DOI:

https://doi.org/10.4028/www.scientific.net/AMR.756-759.1968

Citation:

Cite this paper

Online since:

September 2013

Authors:

Hong Yan Li, Fei Gao

Keywords:

Boolean Function, Optimization, Reconfigurable, Resources Allocation

Export:

RIS, BibTeX

Price:

Permissions CCC:

Request Permissions

Permissions PLS:

Request Permissions

Сopyright:

Citation:

References

[1] EstrinqBusselB，etal. Parallel Proeessing in a restrueturable computer system[J]. IEEE Tran . Elect comput，1963. 747-755.

Google Scholar

[2] Mehdpour F，Zamani M，Sedighi M. An Integrated Temporal Partitioning and Physical Design Framework for Static Compilation of Reconfigurable Computing Systems. Microprocessors and Microsystems·Elsevier，2006，30(l): 52-62.

DOI: 10.1016/j.micpro.2005.03.002

Google Scholar

[3] Kaul M，Vemuri R，Govindarqjan S，et al. An Automated Temporal Partitioning and Loop Fission Approach for FPGA Based Reconfigurable Synthesis of DSP Applications. Proceedings of the 36th ACM/IEEE conference on Design automation. 1999: 616-622.

DOI: 10.1145/309847.310010

Google Scholar

[4] Yukio MITSUYAMAt，et al. A Dynamically Reconfigurable Hardware-Based Cipher Chip. IEEE . 2001. 11-12.

Google Scholar

[5] Seth Copen Goldstein，el al. PipeRench: A Reconfigurable Architecture and Compiler. IEEE Computer，2000. 70-77.

Google Scholar

[6] M. H. Lee，H. Singh，G. Lu，N. Bagherzadeh，F. J. Kurdahi. Design and Implementation of the MorphoSys Reconfigurable Computing Processor[J]. Journal of VLSI Signal Processing Systems，2000，24: 164-172.

DOI: 10.1007/978-1-4615-4417-3_3

Google Scholar