Design and Implement of Large Dimension Matrix Transpose Based on DDR3 SDRAM

Duo Li Zhang; Yong Yang; Yu Kun Song; Gao Ming Du

doi:10.4028/www.scientific.net/AMR.760-762.1423

Paper Titles

Study of Palm Vein Imaging Based on NIR
p.1406

A Study of Two Dimensional Fisher Linear Discriminant for Palm Vein Recognition
p.1410

Research of Radiographic Image Enhancement Technology
p.1414

Images Rapid Recognition of Potatoes under Soil Background
p.1418

Design and Implement of Large Dimension Matrix Transpose Based on DDR3 SDRAM
p.1423

Staff Line Removal Algorithm and Research Based on Run-Length Graph Slice and Topological Structure of Music
p.1429

Preprocessing for Local Bianry Pattern Based Face Recognition
p.1434

The Design of High Speed and Parallel Convolutional Encoder Based on FPGA
p.1438

A Real-Time Method for License Plate Location
p.1443

HomeAdvanced Materials ResearchAdvanced Materials Research Vols. 760-762Design and Implement of Large Dimension Matrix...

Design and Implement of Large Dimension Matrix Transpose Based on DDR3 SDRAM

Abstract:

Matrix-Transpose is one of the most basic matrix operation. The Corner Turning Matrix (CTM) is a very important part of the real-time image system. In the radar real-time image system, transpose is needed to do in the distance compression and the azimuth compression. The speeds, reading and writing, of the traditional transpose algorithm arent match, for reading operation with low efficiency. In this paper, a Block CTM algorithm based on DDR3 SDRAM is dedicated and used in the real-time image system. Through the contrast between the traditional transpose algorithm and the Block CTM algorithm, the proposed method improves the efficiency of the radar real-time image system greatly.

You might also be interested in these eBooks

View Preview

Info:

Periodical:

Advanced Materials Research (Volumes 760-762)

Pages:

1423-1428

DOI:

https://doi.org/10.4028/www.scientific.net/AMR.760-762.1423

Citation:

Cite this paper

Online since:

September 2013

Authors:

Duo Li Zhang, Yong Yang, Yu Kun Song, Gao Ming Du

Keywords:

Block Memory, CTM, Field-Programmable Gate Array (FPGA), Storage Structure

Export:

RIS, BibTeX

Price:

Permissions CCC:

Request Permissions

Permissions PLS:

Request Permissions

Сopyright:

Citation:

References

[1] S Panchanathan, Universal architecture for matrix transposition[J], IEEE Proceedings-E, 1992, 139(5): 387-392.

Google Scholar

[2] Henri Maître, Synthetic Aperture Radar: Marine User's Manual[M], John Wiley & Sons Inc., (2008).

Google Scholar

[3] Hongyan Wang, Yanhong Wu, An improved simulation model for bistatic SAR[C], 2011 4th International Congress on Image and Signal Processing, pp.4221-4224, (2011).

DOI: 10.1109/cisp.2011.6100740

Google Scholar

[4] Jinwoo Suh, Viktor K Prasanna, An efficient algorithm for large scale matrix transposition[C], The 2000 International Conference on Parallel Processing, Toronto, (2000).

DOI: 10.1109/icpp.2000.876148

Google Scholar

[5] Shixiang Lu, Song Han, Yanfei Wang, The Structure and Implementation of the Two-Frame Corner Turn Memory in Real Time Imaging of SAR[J], Journal of Electronics & Information Technology, Vol. 27, No. 8, August (2005).

Google Scholar

[6] Gang Ren, Jizhong Han, Chengde Han, CTM on multiprocessor: solution for bottleneck of SAR[C], Signal Processing Proceedings, 2000, Page(s): 1915 - 1920 vol. 3, (2000).

DOI: 10.1109/icosp.2000.893479

Google Scholar

[7] Micron Corporation, MT41J256M8 Data Sheet, (2006).

Google Scholar

[8] Uwe Meyer-baese, Digital Signal Processing with Field Programmable Gate Arrays[M], Second Edition, Springer Press, (2006).

DOI: 10.1007/978-3-662-04613-5

Google Scholar