Reliability Programmed Tool and its Application for Fault Tolerance Computation

Abstract:

With the continuous scaling of CMOS technology, reliability of nanobased electronic circuits is endlessly becoming a major concern. Due to this phenomenon, several computational approaches have been developed for the reliability assessment of modern logic integrated circuits. However, these analytical methodologies have a computational complexity that increases exponentially with the circuit dimension, making the whole reliability assessment process of large circuits becoming very time consuming and intractable. Therefore, to speed up the reliability assessment of large circuits, this paper firstly looks into the development of a programmed reliability tool. The Matlab-based tool is developed based on the generalization of Probabilistic Transfer Matrix (PTM) model as one of the existing reliability assessment approaches. Users have to provide description of the desired circuit in the form of Netlist that becomes the input to the programmed tool. For illustration purpose, in this paper, C17 has been used as the benchmark test circuit for its reliability computation. Secondly, reliability of a desired circuit does not only depend on its faulty gates, but it also depends on the maximum error threshold of these faulty gates above which no reliable computation is possible. For this purpose, the developed tool is employed again to find the exact error thresholds for faulty gates.

• Periodical: Advanced Materials Research (Volume 909)
• Pages: 397-404
• DOI: https://doi.org/10.4028/www.scientific.net/AMR.909.397
• Online since: March 2014
• Authors: N.S.S. Singh, N.H. Hamid, V.S. Asirvadam
• Keywords: Maximum Error Thresholds, Netlist, Probabilistic Transfer Matrix (PTM), Reliability, Reliability Assessment, Reliability Programmed Tool

References

[1] D. Franco, M. Vasconcelos, L. Naviner, J. Naviner, Signal probability for reliability evaluation of logic gates, Microelectronics Reliability, 2008, 48 (8-9), pp.1586-1591.

DOI: 10.1016/j.microrel.2008.07.002

[2] S. Krishnaswamy, G. Viamontes, I. Markov, and J. Hayes, Accurate reliability evaluation and enhancement via probabilistic transfer matrices, , Europe Conference and Exhibition on Design, Automation and Test, March 2005, I, pp.282-287.

DOI: 10.1109/date.2005.47

[3] K. Patel, I. Markov and J. Hayes, Evaluating circuit reliability under probabilistic gate-level fault models, In International Workshop on Logic Synthesis, 2003, pp.59-64.

[4] W. Ibrahim, V. Beiu, M. Sulieman, On the reliability of majority gates full adders, Nanotechnology, Jan 2008, 7, pp.56-67.

DOI: 10.1109/tnano.2007.915203

[5] Azam Beg and Walid Ibrahim, On Teaching Circuit Reliability, 38thAnnual Frontiers in Education Conference, Saratoga Springs, NY, USA, Oct 2008, pp. T3HI2–T3H17.

[6] J. Han, E. Taylor, J. Gao and J. Fortes, Faults, error bounds and reliability of nanoelectronic circuits, 16th International Conference on Application Specific Systems, Architecture and Processors, July 2005, pp.247-253.

DOI: 10.1109/asap.2005.36

[7] J. Gao, Y. Qi and J. Fortes, Bifurcations and fundamental error bounds for fault-tolerant computations, Nanotechnology, July 2005, 4, pp.395-402.

DOI: 10.1109/tnano.2005.851289

[8] J. Han, E. Taylor, J. Gao and J. Fortes, Reliability modeling of nanoelectronic circuits, 5th International Conference on Nanotechnology, July 2005, pp.104-107.

DOI: 10.1109/nano.2005.1500703

[9] N. Mohyuddin, E. Pakbaznia and M. Pedram, Probabilistic error propagation in logic circuits using the boolean difference calculus, 26th International Conference on Computer Design , October 2008, pp.7-13.

DOI: 10.1109/iccd.2008.4751833

[10] Rejimon T., Bhanja S., Scalable probabilistic computing models using Bayesian Networks, 48th Midewest Symposium on Circuits and Systems, 2005, pp.712-715.

DOI: 10.1109/mwscas.2005.1594200