A Study on Flash Type A/D Converter Using Neuron CMOS Inverter

Yujiro Harada; Kuniaki Fujimoto; Mitsutoshi Yahara; Kei Eguchi

doi:10.4028/www.scientific.net/AMR.931-932.915

Paper Titles

Wireless Power Transmission Using a PCB Antenna and a MHz Frequency Inverter
p.893

Single Phase Low-Cost Inverter for Low Power Application
p.899

Interleaved Double Dual Boost Converter for Renewable Energy System
p.904

Study of Interleaved Double Dual Boost Converter for Renewable Energy Source System
p.910

A Study on Flash Type A/D Converter Using Neuron CMOS Inverter
p.915

Design and Analysis of a Generalized Dual Fibonacci Converter Using Improved Charge Reusing Techniques
p.920

All Current-Mode Operate in High Precision Vector Summation Circuit
p.925

Performance Evaluation of Concatenate Coding for Body Area Network Applications
p.932

The Low Cost LabVIEW Wireless Instrument
p.937

HomeAdvanced Materials ResearchAdvanced Materials Research Vols. 931-932A Study on Flash Type A/D Converter Using Neuron...

A Study on Flash Type A/D Converter Using Neuron CMOS Inverter

Abstract:

In this paper, we propose a flash type A/D (Analog-to-Digital) converter. This circuit uses a neuron CMOS inverter as a judgement component of the voltage level. It is smaller than traditional analog comparators in the power consumption and the layout area. Therefore, the power consumption and the layout area of this circuit can be reduced further compared with the conventional A/D converter using the analog comparator. Furthermore, we could confirm that the proposed circuit has a characteristic of high-speed operation.

You might also be interested in these eBooks

View Preview

Info:

Periodical:

Advanced Materials Research (Volumes 931-932)

Pages:

915-919

DOI:

https://doi.org/10.4028/www.scientific.net/AMR.931-932.915

Citation:

Cite this paper

Online since:

May 2014

Authors:

Yujiro Harada*, Kuniaki Fujimoto, Mitsutoshi Yahara, Kei Eguchi

Keywords:

A/D Converter, Flash Type, Low Power Consumption, Neuron CMOS Inverter

Export:

RIS, BibTeX

Price:

Permissions CCC:

Request Permissions

Permissions PLS:

Request Permissions

Сopyright:

Citation:

* - Corresponding Author

References

[1] T. Shibata and T. Ohmi, A Functional MOS Transistor Featuring Gate-Level Weighted Sum and Threshold Operations, IEEE Transactions on Electron Devices, vol. 39, no. 6 (1992) 1444-1455.

DOI: 10.1109/16.137325

Google Scholar

[2] Kuniaki Fujimoto, Japan Patent Kokai 2013-38546 (2013).

Google Scholar

[3] Kuniaki Fujimoto, Japan Patent Kokai 2013-37737 (2013).

Google Scholar