The RDC Clamped Circuit Research on the High-Speed Flat Sewing Machine

Article Preview

Abstract:

The high-speed Flat Sewing Machine is the most widely used macaronis full-automation Sewing Machine. The sewing tasks are intermittent which leads to a frequent actuation and long operating time of the magnetic valve. It puts higher requirements on the magnetic valve. Based on this problem, this paper adopt the RDC Clamped Circuit to reduce the turn-off loss and suppress the drain voltage of MOSFET rising. First analyze the turn-off loss of RDC circuit and the PWM characteristics, and then deduce the relationship between the parameters of RDC circuit and the controller by theoretical calculation. Finally, the experiments prove the validity and effectiveness of the method, and also offer a theoretical foundation for the practical engineering application.

You might also be interested in these eBooks

Info:

Periodical:

Advanced Materials Research (Volumes 945-949)

Pages:

261-265

Citation:

Online since:

June 2014

Export:

Price:

Permissions CCC:

Permissions PLS:

Сopyright:

© 2014 Trans Tech Publications Ltd. All Rights Reserved

Share:

Citation:

* - Corresponding Author

[1] QU Zhen-jiang, ZUO Shu-ping, FU Yuan-yuan. Technique Analyses of RDC Clash Circuit. HIGH VOLTAGE ENGINEERING. 2007, 33(5): 176-179.

Google Scholar

[2] WANG Yong, WANG Wei, ZHEN. Bo-wen Study on a new resonant soft switching technique. JOURNAL OF CIRCUITS AND SYSTEMS. 2012, 17(3): 55-59.

Google Scholar

[3] Gu Yang. Analysis and modeling for the framework structures of light-of-sight stabilization tracking platform. Electronic and Mechanical Engineering and Information Technology (EMEIT), 2011 International Conference on 12-14 Aug. 2011: 746 – 749.

DOI: 10.1109/emeit.2011.6023203

Google Scholar

[4] Deng Yi. IGBT modeling for analysis of complicated multi-IGBT Circuits. 2nd International Conference on Power Electronics and Intelligent Transportation System (PEITS), 2009, (Volume 1): 137-140.

DOI: 10.1109/peits.2009.5407053

Google Scholar

[5] Yuancheng Ren. Analytical loss model of power MOSFET. IEEE Transactions on Power Electronics. 2006, 21(2): 310-319.

DOI: 10.1109/tpel.2005.869743

Google Scholar

[6] Peng Shuangqing. Power MOSFET Ultra Thin Wafer Grinding Process Development. Semiconductor Technology. 2008, 33(9): 796-799.

Google Scholar

[7] Du Xiong, Zhou Luowei, Luo Quanming, Hou Shiying, Wang Juan, Du Xiong, Zhou Luowei. Relationship Between Circuit Parameter and System Performance of Buck Converter With Double Frequency. TRANSACTIONS OF CHINA ELECTROTECHNICAL SOCIETY. 2005, 20(11): 49-55.

DOI: 10.1109/icit.2005.1600794

Google Scholar