Design and Implementation of Serial RapidIO Based on DSP and FPGA

Article Preview

Abstract:

In order to meet the request of high-speed data exchange in embedded systems, this paper details the high-speed SRIO (Serial RapidIO) interface protocol and the process of SRIO access timing between the local endpoint devices and the remote endpoint devices. And also we implement the design of the new high-performance RapidIO interconnection between DSP and FPGA. Through the performance testing of SRIO data transmission system, experimental results show that the design can stably transfer data at high speed between processors.

You might also be interested in these eBooks

Info:

Periodical:

Advanced Materials Research (Volumes 971-973)

Pages:

1581-1585

Citation:

Online since:

June 2014

Keywords:

Export:

Price:

Permissions CCC:

Permissions PLS:

Сopyright:

© 2014 Trans Tech Publications Ltd. All Rights Reserved

Share:

Citation:

* - Corresponding Author

[1] Gan Jianchao, Zou Juhong: Wide-band digital signal processing with application in electronic warfare, Information and Electronic Engineering, 425-430, (2010).

Google Scholar

[2] Xilinx: LogiCORE IP Serial RapidIO v5. 6 User Guide, USA: 33, (2011).

Google Scholar

[3] Shi Wei, Guo Li: The communication between DSP and FPGA with SRIO,Chinese scientific papers online, Information on http: /www. paper. edu. cn.

Google Scholar

[4] Xilinx: LogiCORE IP Serial RapidIO v5. 6 User Guide, USA: 201, (2011).

Google Scholar

[5] Xilinx: LogiCORE IP Serial RapidIO v5. 6 User Guide, USA: 204-207, (2011).

Google Scholar

[6] Yu Jian, Zhou Weichao, Liu Kun: Interconnection between DSP and FPGA Based on SRIO Protocol, Semiconductor optoelectronics, 902 -905(2012).

Google Scholar

[7] KeyStone: KeyStone Architecture Serial Rapid IO (SRIO) User Guide, USA: 1-4, (2011).

Google Scholar