A Design of High Performance CMOS Folded Cascode Operational Amplifier

Zhe Fei Wang; Yi Jiang Cao; Ju Meng Feng

doi:10.4028/www.scientific.net/AMR.981.31

Paper Titles

Methods of Handling the Aliasing and Tolerance Problem for a New Unified Fault Modeling Technique in Analog-Circuit Fault Diagnosis
p.11

Designing of New Intelligent Music Electro-Acupuncture Apparatus
p.17

Research of Low Power Design Strategy Based on IEEE 1801 Unified Power Format
p.21

The Key Technology of Designing the Universal Programmer for Freescale HCS12 Serial MCUs
p.25

A Design of High Performance CMOS Folded Cascode Operational Amplifier
p.31

The Research of Programmable Equivalent Capacitor Circuit
p.36

The Nonlinearities of Memoryless Power Amplifier and Model of Predistorter
p.40

Low-Cost and Modularized Test Bench for Focal Plane Array
p.46

Design of Music Prescription for Music Electroacupuncture Instrument
p.50

HomeAdvanced Materials ResearchAdvanced Materials Research Vol. 981A Design of High Performance CMOS Folded Cascode...

A Design of High Performance CMOS Folded Cascode Operational Amplifier

Abstract:

This paper describes a kind of folded cascode amplifier, which not only has high gain, large output swing characteristics, and its outputs can be self-compensation, it has a strong suppression capability with voltage noise. Based on a 0.5μm CMOS process uses two operational amplifiers. Through software emulation corrected the error which was caused by theoretical calculation. Has good performance in gain, noise, swing, phase margin, common mode rejection ratio and other parameters.

You might also be interested in these eBooks

View Preview

Info:

Periodical:

Advanced Materials Research (Volume 981)

Pages:

31-35

DOI:

https://doi.org/10.4028/www.scientific.net/AMR.981.31

Citation:

Cite this paper

Online since:

July 2014

Authors:

Zhe Fei Wang*, Yi Jiang Cao, Ju Meng Feng

Keywords:

Amplifie, Folded Cascode, High Performance

Export:

RIS, BibTeX

Price:

Permissions CCC:

Request Permissions

Permissions PLS:

Request Permissions

Сopyright:

Citation:

* - Corresponding Author

References

[1] A. Younis, M. Hassoun, A high speed fully differential CMOS op-amp, Proceedings of the 43rd IEEE Midwest Symposium, vol. 2, pp.780-783, (2000).

DOI: 10.1109/mwscas.2000.952872

Google Scholar

[2] S. Mallya, J. H. Nevin, Design procedures for a fully differential folded-cascode CMOS operational amplifier, IEEE Journal of Solid-State Circuits, vol. 24, pp.1737-1740, ( 2002).

DOI: 10.1109/4.45013

Google Scholar

[3] S. A. Enche Ab, I. M. Azmi, A CMOS single stage fully differential folded cascode amplifier employing gain boosting technique, 13th International Symposium of Integrated Circuits, pp.234-237, (2011).

DOI: 10.1109/isicir.2011.6131939

Google Scholar

[4] T. Singh, T. Sasther, T. Ytterdal, Common source amplifier with feedback biasing in 9Onm CMOS, Research in Microelectronics and ElectronicS, pp.161-164, (2006).

DOI: 10.1109/rme.2006.1689921

Google Scholar

[5] S. Mallya, J. H. Nevin, A high DC-gain folded-cascode CMOS operational amplifier, Southeastcon . Proceedings. IEEE, pp.167-177, (2008).

DOI: 10.1109/secon.1998.673321

Google Scholar

[6] W. I. W. Fuad, A. H. Ali, Analysis of CMOS differential input to increase ICMR of folded cascode operational amplifier, Industrial Electronics & Applications (ISIEA) on 2010 IEEE Symposium, pp.711-715, (2010).

DOI: 10.1109/isiea.2010.5679374

Google Scholar

[7] Jui-Lin Lai, Ting-You Lin, Cheng-Fang Tai, Yi-Te Lai, Design a low-noise operational amplifier with constant-gm, Proceedings of SICE Annual Conference, vol. 24, pp.322-326, (2010).

Google Scholar

[8] S. Mallya, J. H. Nevin, Slew rate enhancement method for folded-cascode amplifiers, Electronics Letters, pp.1226-1228, (2008).

DOI: 10.1049/el:20082200

Google Scholar

[9] N. Bako, Z. Butkovic, A. Baric, Design of fully differential folded cascode operational amplifier by the gm/ID methodology, 2010 Proceedings of the 33rd International Convention, pp.89-94, (2010).

Google Scholar