Design and Implementation of Unified DCT/IDCT Architecture Based on FPGA

Article Preview

Abstract:

This paper proposes a unified architecture for computation of discrete cosine transform (DCT) and its inverse transform (IDCT). The matrix decomposition algorithm is used to deduce the proposed algorithm. Based on this algorithm, a unified DCT/IDCT architecture is developed. Then, this architecture is modeled in HDL, verified and implemented with FPGA. Experiment results show that the unified DCT/IDCT architecture has low hardware complexity and high calculation accuracy.

You might also be interested in these eBooks

Info:

Periodical:

Pages:

323-326

Citation:

Online since:

July 2014

Export:

Price:

Permissions CCC:

Permissions PLS:

Сopyright:

© 2014 Trans Tech Publications Ltd. All Rights Reserved

Share:

Citation:

* - Corresponding Author

[1] Loeffler C, Ligtenberg A. Acoustics Speech and Signal Processing 1989. Page(s): 988- 991 vol. 2.

Google Scholar

[2] Sung Bum Pan and Rae-Hong Park, IEEE Trans. Circuits Syst. Video Tech., vol. 7, no. 2, pp.413-419, Apr. (1997).

DOI: 10.1109/76.564119

Google Scholar

[3] L. W. Chang and M. C. Wu, IEEE Trans. Signal Processing, vol. 39, pp.192-194, Jan. (1991).

Google Scholar

[4] M.H. Lee, IEEE Trans. Circuits Syst., vol. 37, pp.1321-1323, Oct. (1990).

Google Scholar

[5] Sungwook Yu and Earl E. Swartzlander, IEEE Transaction on Signal Processing, vol. 50, No. 1, Jan (2002).

Google Scholar

[6] B. Das and S. Banerjee, IEE Proc. -Comput. Digit. Tech., vol. 149, No. 4, July (2002).

Google Scholar

[7] C. -C. Sun, S. -J. Ruan, B. Heyne and J. Goetze, IET Circuits Devices Syst., vol. 1, No. 6, Dec. (2007).

Google Scholar