Formal Verification of Embedded Systems Using the Alvis Approach

Article Preview

Abstract:

Embedded systems are usually characterized by time-critical reactions and increased complexity. Because it is usually impossible to correct a system bug by simply uploading of a new version of a system software or firmware, a system behavior should be verified in a formal manner. The Alvis approach presented in this paper is able to verify the system behavior, by specifying the border between a developed embedded system and its environment. The means to move the border is then proposed, which allows the designer to create a formal representation for selected parts of a model only.

You might also be interested in these eBooks

Info:

Periodical:

Pages:

209-212

Citation:

Online since:

July 2011

Export:

Price:

Permissions CCC:

Permissions PLS:

Сopyright:

© 2011 Trans Tech Publications Ltd. All Rights Reserved

Share:

Citation:

[1] M. Szpyrka, P. Matyasik, R. Mrówka: Alvis - modelling language for concurrent systems, in: Intelligent Decision Systems in Large-Scale Distributed Environments, edited by P. Bouvry, H. Gonzalez-Velez, J. Kołodziej, Studies in Computational Intelligence,chapter 15, Springer (2011).

DOI: 10.1007/978-3-642-21271-0_15

Google Scholar

[2] R. Milner: Communication and Concurrency, Prentice-Hall (1989).

Google Scholar

[3] K. Balicki, M. Szpyrka: Formal definition of XCCS modelling language, Fundamenta Informaticae, vol. 93, no. 1-3, pp.1-15 (2009).

DOI: 10.3233/fi-2009-0084

Google Scholar

[4] M. Szpyrka: On-line Alvis Manual, http://fm.ia.agh.edu.pl/alvis:manual (2011).

Google Scholar

[5] M. Flasinski: Inference of parsable graph grammars for syntactic pattern recognition. Fundaments Informaticae, vol. 80, pp.379-412 (2007)

Google Scholar

[6] H. Garavel, F. Lang, R. Mateescu, W. Serwe: CADP 2006:A Toolbox for the Construction and Analysis of Distributed Processes, LNCS, vol. 4590, Springer, pp.158-163 (2007).

DOI: 10.1007/978-3-540-73368-3_18

Google Scholar