A Research on the Extraction and Interpretation of Power Line Communication Noise Pattern Using Genetic Algorithm

Article Preview

Abstract:

A PLC is more sensitive in noise than other wired communication system that is cable, DSL, and optical LAN. Therefore it considered as a crucial point in commercialization of PLC. For the commercialization of PLC, noise reduction and cancelation technique are needed. Therefore, it is definitely required to analyze and interpret the effects and types of the noise, exactly. The purpose of this work is to separate and extract the various noise of power line from data signals.

You have full access to the following eBook

Info:

[1] Park, B. S, Hyun, D. H, Cho, S.K. Implementation of AMR system using power line communication,. Transmission and Distribution Conference and Exhibition 2002: Asia Pacific. IEEE/PES, Vol. 1, Oct. 2002, pp.18-21.

DOI: 10.1109/tdc.2002.1178253

Google Scholar

[2] Intemational Organization for Standardization, Information technology -Telecommunications and information exchange between systems – Power Line communication (PLC) - High speed PLC medium access control (MAC) and physical layer (PHY), ISO/IEC 12139-1, (2009).

DOI: 10.1109/ieeestd.2004.311922

Google Scholar

[3] Yong-tao Ma, Kai-hua Liu,. Implementation Modeling the Colored Background Noise of Power Line Communication Channel Based on Artificial Neural Network,. 978-1-4244-7596-4/10, IEEE (2010).

DOI: 10.1109/wocc.2010.5510658

Google Scholar

[4] Jin-jeong kim, duck-jin Chung, Implementation of Genetic Algorithm Processor based on Hardware Optimization for Evolvable Hardware, KIEE 49D-3, (2000).

Google Scholar

[5] sung-su park, hae-young park, Genetic Algorithm is coded by C++, Han All, pp.3-18, (2001).

Google Scholar

[6] Sankar K. Pal, Paul P. Wang, Genetic algorithms for Pattern Recognition, ISBN 0-8493-9467-8, CRC Press, Inc. p.4, (1996).

Google Scholar

[7] suk-woo jeong, hyun-sik kim, dong-sun kim, duck-jin kim, Implementation of Adaptive Genetic Algorithm Processor for Evolvable Hardware, KIEE 53D-4, (2004).

Google Scholar

[8] Barry Shackleford et al., A High-Performance Hardware Implementation of a Survival-Based Genetic Algorithm", ICONIP, 97 pp.686-691., Nov. (1997).

Google Scholar

[9] N. Yoshida, T. Moriki and T. Yasuoka, GAP: Genetic VLSI processor for genetic algorithm, Second International ICSC Symp. On Soft Computing, pp.341-354., (1997).

Google Scholar

[10] Andrew Kirillov, Time Series Prediction, 16 Oct 2006, United Kingdom.

Google Scholar