Design and Implementation of the HD Video Signal Converter Based on FPGA

Ling Fan Wu; Li Jun Yun; Jun Sheng Shi; Kun Wang; Zhi Hui Deng

doi:10.4028/www.scientific.net/AEF.6-7.571

Paper Titles

Business Process Management System Modeling in the Virtual Enterprise Based on Stochastic Colored Petri Net
p.547

A Multi-Level Naïve Bayes Classifier for Sentiment Classification
p.553

Research on Multi-Target Scales Estimation Based on the Theory of Fuzzy Clustering
p.561

A Novel E-Commerce Negotiation Optimization Model Based on Improved Genetic Algorithm
p.566

Design and Implementation of the HD Video Signal Converter Based on FPGA
p.571

Session Segmentation Method Based on Naïve Bayes Model
p.576

Graph Regularized Semi-Supervised Concept Factorization
p.583

Multi-Resolution Image Fusion Algorithm Based on Improved Regional Cross Entropy and Morphology
p.589

Filter-Based Information Selection Mechanism in Publish/Subscribe Middleware
p.595

HomeAdvanced Engineering ForumAdvanced Engineering Forum Vols. 6-7Design and Implementation of the HD Video Signal...

Design and Implementation of the HD Video Signal Converter Based on FPGA

Abstract:

In this paper, based on the FPGA and with a video dedicated A / D converter chip, LVDS coding chip, the design and implementation of a SD(standard-definition) analog video signals to HD(high-definition) digital video signal converter. First, input SD analog video into digital video signals meet the ITU-BT656 standard. Then use the FPGA with the video processing chip and DDR do some corresponding processing to achieve high-definition digital video output. After the actual test, the converter output signal of the image quality is well, meets the design requirements, and to verify the effectiveness of the program.

By email View Pdf

You have full access to the following eBook

Read eBook

Info:

Periodical:

Advanced Engineering Forum (Volumes 6-7)

Pages:

571-575

DOI:

https://doi.org/10.4028/www.scientific.net/AEF.6-7.571

Citation:

Cite this paper

Online since:

September 2012

Authors:

Ling Fan Wu, Li Jun Yun, Jun Sheng Shi, Kun Wang, Zhi Hui Deng

Keywords:

Field-Programmable Gate Array (FPGA), HD, LVDS

Export:

RIS, BibTeX

Permissions:

Creative Commons CC BY 4.0

Citation:

References

[1] Bratov V, Binkley J 2006 J. IEEE transactions on circuits and systems, 10. pp.101-108.

Google Scholar

[2] Philips Semiconductors, 1998 Z. SAA7111A datasheet, pp.1-64.

Google Scholar

[3] Jinghui San, Guangfu Sun. Implementation of the I2C bus controller for SAA 7111A based on FPGA[J]. Microprocessor, 2004, 4, pp.3-6.

Google Scholar

[4] National Semiconducter, 2000 Z. ds90c383 datasheet. pp.1-20.

Google Scholar

[5] Altera Company. 2009 R. Using FPGA for high definition video deinterlacing capabilities, pp.1-18.

Google Scholar

[6] Tessier. R, Betz. V. Power-Efficient RAM Mapping Algorithms for FPGA Embedded Memory Blocks[J]. IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems , 2007, 26(2).

DOI: 10.1109/tcad.2006.887924

Google Scholar

[7] CEA Standard A DTV Profile for Uncompressed High Speed Digital Interfaces CEA-861-D[S].

Google Scholar