Speed-up and Speed-down Controller of Step Motor Based on SCM

Article Preview

Abstract:

In order to prevent the locked rotor, step-out and super ledge speed control of step motor, speed-up and speed-down control to the step motor should be carried out. Based on the speed -up curve analysis, using of symmetrical design, this paper has simplified the speed-up and speed-down curve. In order to achieve real-time computing exponential curve in SCM, using the method of constant duration and control pulses, speed-up and speed-down control, exponentially, are achieved, and, the connections between step motor and drive and circuit have been designed.

You might also be interested in these eBooks

Info:

Periodical:

Pages:

1712-1716

Citation:

Online since:

October 2011

Export:

Price:

Permissions CCC:

Permissions PLS:

Сopyright:

© 2012 Trans Tech Publications Ltd. All Rights Reserved

Share:

Citation:

[1] H. Y Xu., Y.T. Fu: Embedded System Technology and Application (Machinery Industry Press, Beijing 2002).

Google Scholar

[2] M.H. Xiong, ZH.H. Yang: ARM9 embedded system design, development and application (Tsinghua University Press, Beijing 2008).

Google Scholar

[3] Y.L. Liu: Journal of Tianjin University of Technology, Vol. 15 (1999), No. 2, P: 57-61.

Google Scholar

[4] RUIJITEK Electronics Corporation: ARM & Linux Embedded system development (Beijing University of Aeronautics and Astronautics Press, 2007).

Google Scholar

[5] ATMEL: Date Sheet AT89C2051, (1997).

Google Scholar

[1] [2] [3] [4] A B C D.

Google Scholar

[4] [3] [2] [1] D C B A Title Number Revision Size A4 Date: 25-Jan-2011 Sheet of File: Drawn By: VCC.

Google Scholar

[7] T1IN.

Google Scholar

[2] T2IN.

Google Scholar

[1] T1OUT.

Google Scholar

[5] T2OUT.

Google Scholar

[18] R1OUT.

Google Scholar

[3] R2OUT.

Google Scholar

[20] R1IN.

Google Scholar

[4] R2IN.

Google Scholar

[19] C2+.

Google Scholar

[11] C2+.

Google Scholar

[15] C2.

Google Scholar

[16] C2.

Google Scholar

[10] GND.

Google Scholar

[9] GND.

Google Scholar

[6] C1+.

Google Scholar

[8] C1.

Google Scholar

[13] V.

Google Scholar

[12] V.

Google Scholar

[17] V+.

Google Scholar

[14] MAX233 233 CRY 11. 0592 C2 30P C1 30P VCC EA/VP.

Google Scholar

[31] X1.

Google Scholar

[19] X2.

Google Scholar

[18] RESET.

Google Scholar

[9] RD.

Google Scholar

[17] WR.

Google Scholar

[16] INT0.

Google Scholar

[12] INT1.

Google Scholar

[13] T0.

Google Scholar

[14] T1.

Google Scholar

[15] P10.

Google Scholar

[1] P11.

Google Scholar

[2] P12.

Google Scholar

[3] P13.

Google Scholar

[4] P14.

Google Scholar

[5] P15.

Google Scholar

[6] P16.

Google Scholar

[7] P17.

Google Scholar

[8] P00.

Google Scholar

[39] P01.

Google Scholar

[38] P02.

Google Scholar

[37] P03.

Google Scholar

[36] P04.

Google Scholar

[35] P05.

Google Scholar

[34] P06.

Google Scholar

[33] P07.

Google Scholar

[32] P20.

Google Scholar

[21] P21.

Google Scholar

[22] P22.

Google Scholar

[23] P23.

Google Scholar

[24] P24.

Google Scholar

[25] P25.

Google Scholar

[26] P26.

Google Scholar

[27] P27.

Google Scholar

[28] PSEN.

Google Scholar

[29] ALE/P.

Google Scholar

[30] TXD.

Google Scholar

[11] RXD.

Google Scholar

[10] U2 8051 E1 10U R10 10K RST RST TXD2 RXD2 TXD1 RXD1 RXD1 TXD1 VCC.

Google Scholar

[1] [2] [3] [4] [5] CCD VCC VCC +12 C3 E2 VCC.

Google Scholar

[1] [2] [3] RS232.

Google Scholar

[1] [2] [3] S1 VCC R1 300 R5 5K.

Google Scholar

[1] [2] [3] S2 VCC.

Google Scholar

[1] [2] [3] S3 VCC.

Google Scholar

[1] [2] [3] S4 VCC.

Google Scholar

[1] [2] [3] S5 VCC.

Google Scholar

[1] [2] [3] M1.

Google Scholar

[1] [2] [3] M2.

Google Scholar

[1] [2] [3] M3.

Google Scholar

[1] [2] [3] M4 VCC VCC +12.

Google Scholar

[1] [2] [3] [4] [5] [6] DC R2 300 R3 300 R4 300 R6 5K R7 5K R8 5K R9 5K.

Google Scholar

[1] [2] PW Fig. 3 Circuit schematic diagram.

Google Scholar