Design and Simulation of a Pipeline Analog-to-Digital Converter

Guo Ping Chen; Xian Zhong Jian; Er Liang Xiao

doi:10.4028/www.scientific.net/AMM.182-183.1154

Paper Titles

Global Robust Exponential Stability of Cohen-Grossberg Neural Network with Time Varying Delays
p.1135

Dairy Digital Management Information System Development Based on SOA
p.1141

A Modified PSO-BP Algorithm in Hydraulic System Fault Diagnosis Application
p.1145

H_∞ Variable Universe Fuzzy Control for Power System
p.1149

Design and Simulation of a Pipeline Analog-to-Digital Converter
p.1154

Design and Implementation of Intelligent Interactive Three-Dimensional Experimental Model
p.1159

Automatic Contour Mapping System in Sensor Network
p.1164

Design of Computer Control System of Mobile Asphalt Concrete Mixer
p.1174

HomeApplied Mechanics and MaterialsApplied Mechanics and Materials Vols. 182-183Design and Simulation of a Pipeline...

Design and Simulation of a Pipeline Analog-to-Digital Converter

Abstract:

The pipeline Analog-to-Digital Converter is highlight for its high resolution, accuracy, speed and low power consumption. In this paper, we have completed the design and simulation of a pipeline ADC with the SIMULINK toolbox of MATLAB. The model of 1.5 bit per stage was set up, and nine stages were connected to establish the system model. The system model can work correctly at 100MHz sampling frequency and reach 10 bit resolution. The simulation results can verify the correction of the pipeline ADC theory.

You might also be interested in these eBooks

Applied Mechanics and Mechatronics Automation

View Preview

Info:

Periodical:

Applied Mechanics and Materials (Volumes 182-183)

Pages:

1154-1158

DOI:

https://doi.org/10.4028/www.scientific.net/AMM.182-183.1154

Citation:

Cite this paper

Online since:

June 2012

Authors:

Guo Ping Chen, Xian Zhong Jian, Er Liang Xiao

Keywords:

1.5Bit, ADC, Pipeline, Simulation

Export:

RIS, BibTeX

Price:

Permissions CCC:

Request Permissions

Permissions PLS:

Request Permissions

Сopyright:

Citation:

References

[1] Xiaomin Pei, Lixin Song, Design of a 10-bit, 50MSPS pipeline CMOS ADC, Computer, Mechatronics, Control and Electronic Engineering (CMCE), 2010 International Conference, 24-26 Aug. 2010, Volume 6 , pp.41-43.

DOI: 10.1109/cmce.2010.5609932

Google Scholar

[2] Jinghe Wei, Liming Qian, An improved design of digital calibration arithmetic applied in pipeline ADC, Applied Superconductivity and Electromagnetic Devices, 2009. ASEMD 2009. International Conference , 25-27 Sept. 2009 , pp.115-117.

DOI: 10.1109/asemd.2009.5306679

Google Scholar

[3] Lan Dai, Hui-Zhen, Jin Wen-Kai Liu, Design and implementation of a 12-bit 40MS/s pipeline ADC, Microelectronics and Electronics (PrimeAsia), 2010 Asia Pacific Conference on Postgraduate Research in, 22-24 Sept. 2010 , pp.131-133.

DOI: 10.1109/primeasia.2010.5604945

Google Scholar

[4] Stroeble, O. Dias, V. Schwoerer, C, An 80 MHz 10 b pipeline ADC with dynamic range doubling and dynamic reference selection, Solid-State Circuits Conference, 2004. Digest of Technical Papers. ISSCC. 2004 IEEE International , 15-19 Feb. 2004 , pp.462-465.

DOI: 10.1109/isscc.2004.1332794

Google Scholar

[5] Bilhan, E. Estrada-Gutierrez, P.C. Valero-Lopez, A.Y. Maloberti, F, Behavioral model of pipeline ADC by using SIMULINK(R), Mixed-Signal Design, 2001. SSMSD. 2001 Southwest Symposium on, 25 -27 Feb 2001 , pp.147-150.

DOI: 10.1109/ssmsd.2001.914955

Google Scholar