Design Methodology for Multipliers with Active Leakage and Dynamic Power Reduction

Abstract:

A novel design methodology for multipliers to reducing both active leakage and dynamic power using dynamic power gating is presented, where sleep transistors are inserted between the real and virtual ground rails of various parts of the multiplier which could be selectively turned on/off. On-chip sleep signals are generated from one input signal of the multiplier which has larger dynamic range. By detecting the magnitude of the input signal, the idle parts of the multiplier are identified and the power gating schemes are dynamically applied even when the multiplier is performing useful computation. Simulations show that the total power dissipation of the proposed multiplier could be reduced up to 39.3% in a typical DSP application.

• Periodical: Applied Mechanics and Materials (Volumes 182-183)
• Pages: 1440-1445
• DOI: https://doi.org/10.4028/www.scientific.net/AMM.182-183.1440
• Online since: June 2012
• Authors: Xi Tian, Fei Qiao, Zai Wang Dong, Yu Jun Liu, Yu Ting Zhao
• Keywords: Active Leakage, Dynamic Power, Multiplier, Power Gating

References

[1] S. G. Narendra, A. Chandrakasan: Leakage in nanometer CMOS technologies, Springer (2006).

[2] K. Roy, S. Mukhopadhyay, and H. Mahmoodi, in: Proc. of the IEEE, Vol. 91(2003), p.305.

[3] G. Sery, et al., in: Design Automation Conf., (2002), p.78.

[4] Y. Tsai, D. Duarte, N. Vijaykrishnan, and M. Irwin, in: IEEE Trans. VLSI Syst., vol. 12(2004), p.1221.

[5] Z. Hu, A. Buyuktosunoglu, V. Srinivasan, V. Zyuban, H. Jacobson, and P. Bose, in: ISLPED, (2004), p.32.

[6] J. Tschanz, et al, in: IEEE JSSC, vo1. 38(2003), p.1838.

[7] S. Bhunia, N. Baneree, Q. Chen, H. Mahmoodi, and K. Roy, in: Proc. of the Design Auto. Conf., (2005), p.479.

[8] Baozhen Yu and Michael L. Bushnell, in: Proc. of the ISLPED, (2006), p.214.

[9] K. Usami, in: Proc. of ASP-DAC, (2007), p.634.

[10] Israel koren: Computer Arithmetic Algorithms, 2nd Edition, A. K. Peters (2002).

[11] Nangate Open Cell Library. On http: /www. opencelllibrary. org.

[12] Predictive Technology Model (PTM). On http: /www. eas. asu. edu/˜ptm.

[13] T. Yamanaka and V. G. Moshnyaga, in: Proc. 46th IEEE Midwest Symp. Circuits Syst., (2003), p.1423.