Application Specific Architecture Template Reuse for SoC Transaction Level Modeling

Da Wei Wang; Si Kun Li

doi:10.4028/www.scientific.net/AMM.198-199.911

Paper Titles

Model Checking Multirate Hybrid Systems with Dense Timed Interval Temporal Logic
p.889

Analytical Solution for the Subsurface Flow Wetland Model
p.894

Research on Semantic Business Process Model in Logistics Distribution Field
p.899

Research on Warship Maintenance Support Simulation System Based on the Method of Equipment Maintenance Support Simulation Experiment
p.905

Application Specific Architecture Template Reuse for SoC Transaction Level Modeling
p.911

OONS: An Object Oriented Neuronal Simulator
p.917

Multi-Agent Dam Management Model Based on Improved Reinforcement Learning Technology
p.922

Analyzing the Distribution of Energy Consumption of Coagulation Technological Using the Fractal Dimension
p.927

Research of Driver’s Visual Perception Model
p.932

HomeApplied Mechanics and MaterialsApplied Mechanics and Materials Vols. 198-199Application Specific Architecture Template Reuse...

Application Specific Architecture Template Reuse for SoC Transaction Level Modeling

Abstract:

In the field of SoC hardware/software co-design, transaction level modeling is the bridge of SoC system level modeling and RTL level modeling. This paper considers a novel application specific template reuse approach for SoC transaction level modeling. Application specific architecture templates are built by integrating computation, communication and scheduling IP modules. These templates can support SoC modeling, mapping and simulation simultaneously. Experiments results from JPEG encoder applications in TL_Platform Creator show the approach can improve the quality and efficiency of SoC design greatly.

You might also be interested in these eBooks

Applied Mechanics, Mechatronics Automation & System Simulation

View Preview

Info:

Periodical:

Applied Mechanics and Materials (Volumes 198-199)

Pages:

911-916

DOI:

https://doi.org/10.4028/www.scientific.net/AMM.198-199.911

Citation:

Cite this paper

Online since:

September 2012

Authors:

Da Wei Wang, Si Kun Li

Keywords:

Architecture Template, Design Reuse, SoC Platform, System-on-Chips, Transaction Level Modeling

Export:

RIS, BibTeX

Price:

Permissions CCC:

Request Permissions

Permissions PLS:

Request Permissions

Сopyright:

Citation:

References

[1] Ghenassia F. Transaction Level Modeling with SystemC: TLM Concepts and Applications for Embedded Systems [M]. Springer Verlag New York, Secaucus, (2006).

DOI: 10.1007/b137175

Google Scholar

[2] Keutzer K, Newton A R, Rabaey J M, et al. System-level design: orthogonalization of concerns and platform-based design [J]. IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems, 2000, 19(12), p.1523–1543.

DOI: 10.1109/43.898830

Google Scholar

[3] Gajski CLAD. Transaction Level Modeling in System Level Design [R]. CECS Technical Report, (2003).

Google Scholar

[4] SystemC Master-Slave Communication Library [EB/OL]. Version 2. 0. 1. URL http: /www. systemc. org/, (2010).

Google Scholar

[5] Open Core Protocol Specification [EB/OL]. http: /www. ocpip. org/ membership/information/ wheel/specification/, (2010).

Google Scholar

[6] James A, Hardee P. Advancing Transaction Level Modeling - Linking the OSCI and OCP-IP Worlds at Transaction Level [C]. Design and Reuse, (2003).

Google Scholar

[7] Dawei Wang, Yingde Ye, and Sikun Li. System Structure Template based Transaction Level Modeling. Chinese Control and Decision Conference, mianyang, (2011).

DOI: 10.1109/ccdc.2011.5968245

Google Scholar

[8] Dawei Wang, Sikun Li, Yong Dou, Loop Self-Pipelining on Coarse-Grained Reconfigurable Architecture for Embedded Media Optimization [J]. Journal of Computational Information Systems, Binary Information Press, 2008, 5(6): 2422-2432.

DOI: 10.1109/aspdac.2008.4484037

Google Scholar