A Multi-Channel Radar Signal Process System

Abstract:

In order to meet multi-channel, high data rate, intensive computing capacity of modern radar signal processing, a standard, scalable, high-performance general-purpose radar signal processing system platform is proposed. The main processor of this system platform is the DSP and FPGA. In the analysis of different kinds of radar signal processing algorithm, and taking into account the respective advantages and disadvantages of DSP and FPGA, In this paper, a software architecture method for radar signal processing is given to decide how to distribute different algorithm into DSP and FPGA. At last, for a certain type of circular array radar, an implementation of radar signal processing by using the general-purpose radar signal processing system platform is proposed.

• Periodical: Applied Mechanics and Materials (Volumes 20-23)
• Pages: 884-888
• DOI: https://doi.org/10.4028/www.scientific.net/AMM.20-23.884
• Online since: January 2010
• Authors: Cheng Fa Xu, Jun Ling Wang, Rong Gang Wu
• Keywords: Array Radar, Embedded System, Multiple Channels, Radar Signal Processing

References

[1] Tim Boggess and Fred Shirley, High-Performance Scalable Computing for Real-time Applications, Computer Communications and Networks, 1997, Proceedings of 6th International Conference on, 22-25 Sept, 1997, pp.332-335.

DOI: 10.1109/icccn.1997.623332

[2] Kai Wang and Zhiewei Xu, Scalable Parallel Computers for Real-Time Signal Processing, Signal Processing Magazine, IEEE, Volume 13, Issue 4, July, 1996, pp.50-64.

DOI: 10.1109/79.526898

[3] Texas Instruments, TMS320C6455 Fixed-Point Digital Signal Processor, http: /www. ti. com. Oct, (2007).

[4] Xilinx Corporation. Virtex-4 Family Overview, http: /www. xilinx. com. July 17, (2005).

[5] ZhangXiongkui and Gao MeiGuo, A High-Performance Scalable Computing System for Real-Time Signal Processing Applications", Image and Signal Processing, 2008. CISP , 08. Volume 2, 27-30 May 2008 Page(s): 556 - 560.

DOI: 10.1109/cisp.2008.44

[6] The RapidIO Trade Association web site: http/www. rapidio. org3.

[7] Liu GuoMan, Study on the Architecture and Realization of High Speed Parallel Processor of Radar Signal Processing, Doctoral Dissertation of Beijing Institute of Technology, June 15, 2005. pp.9-12. pp.17-19.

[8] R P Perry, R C Dipietro, RL Fante, SAR imaging of moving target [J]. IEEE Trans on AES, 1999. 35 (1) Page(s): 188 - 200.

DOI: 10.1109/7.745691

[9] Barniv Y. Dynamic programming solution for detecting dim moving targets [J]. IEEE Trans Aerospace and Electronic Systems, 1985, 21 (1): 144 -156.

DOI: 10.1109/taes.1985.310548