Design and Analysis of Low Power CNTFET TSPC D - Flip Flop Based Shift Registers

Abstract:

Article Preview

This paper enumerates the efficient design and analysis of low power CNTFET True single phase clock logic D Flip flop based shift registers. The TSPC D flip flop and shift registers are designed using Stanford University CNTFET model and proposed 10nm CNTFET model with sleepy keeper low power technique. The CNTFET is emerging as a viable replacement to the MOSFET. The transient and power analyses are obtained with operating voltage of 1V and the operating frequency at 1GHz. The simulation results are obtained and the analysis are compared with circuits designed using 32nm MOSFET. The comparison results are indicated that the proposed 10nm CNTFET based design and the low power technique are more efficient in power saving as compared to MOSFET design.

Info:

Periodical:

Edited by:

Mohamed Othman

Pages:

1651-1655

Citation:

T. Ravi and V. Kannan, "Design and Analysis of Low Power CNTFET TSPC D - Flip Flop Based Shift Registers", Applied Mechanics and Materials, Vols. 229-231, pp. 1651-1655, 2012

Online since:

November 2012

Authors:

Export:

Price:

$38.00

[1] Jie Deng, H. -S.P. Wong, , A Compact SPICE Model for Carbon- Nanotube Field-Effect Transistors Including Nonidealities and Its Application—Part II: Full Device Model and Circuit Performance Benchmarking, in Electron Devices, IEEE Journal of, Volume 54, Issue 12, pp. Dec. (2007).

DOI: https://doi.org/10.1109/ted.2007.909043

[2] Jie Deng, H. -S.P. Wong, , A Compact SPICE Model for Carbon- Nanotube Field-Effect Transistors Including Nonidealities and Its Application—Part I: Model of the Intrinsic Channel Region, in Electron Devices, IEEE Journal of, Volume 54, Issue 12, p.3186 – 3194, Dec. (2007).

DOI: https://doi.org/10.1109/ted.2007.909030

[3] Pankaj Kr. Pal, Rituraj S. Rathore, Ashwani K. Rana, Gaurav Saini New Low-Power Techniques: Leakage Feedback with Stack & Sleep Stack with Keeper" Int'l Conf. on Computer & Communication Technology | ICCCT, 10 | 978-1-4244-9034-/10©2010 IEEE.

DOI: https://doi.org/10.1109/iccct.2010.5640514

[4] Teng Wang, Martin Jönsson, Eleanor E.B. Campbell and Johan Liu Development of Carbon Nanotube Bumps for Ultra Fine Pitch Flip Chip Interconnection, 2006 Electronics System integration Technology conference Dresden, Germany-IEEE.

DOI: https://doi.org/10.1109/estc.2006.280117

[5] Phaedon Avouris, Joerg Appenzeller, Richard Martel, and Shalom J. Wind. Carbon nanotube electronics,. Proceedings of the IEEE, 91(11): 1772–84, November (2003).

DOI: https://doi.org/10.1109/jproc.2003.818338

[6] Anisur Rahman, Jing Guo, Supriyo Datta, and Mark S. Lundstrom. Theory of ballistic nanotransistors,. Electron Devices, IEEE, 50(9): 1853–1864, September (2003).

DOI: https://doi.org/10.1109/ted.2003.815366

[7] Dielectric Constants of Common Materials http: /www. flowmeterdirectory. com/ dielectric_constant_ 01. html.

[8] Surya Naik, Rajeevan Chande Design of A Low Power Flip-Flop Using CMOS Deep Submicron Technology, 2010 International Conference on Recent Trends in Information, Telecommunication and Computing 978-0-7695-3975-1/10.

DOI: https://doi.org/10.1109/itc.2010.100

[9] Stanford University CNFET Model website, http: /nano. stanford. edu/model. php.

[10] Michael J. O'Connell, Carbon nanotubes – properties and applications, Taylor & Francis Group, LLC., 2006, pp – 84 – 114.

[11] T. Dang, Anghel, Leveugle, CNTFET Basics and Simulation, IEEE Trans. Elec. dev., (2006).

[12] T. Skotnicki, J. A. Hutchby, T. -J. King, H. -S. P. Wong, F. Beouff, The Road to the End of CMOS Scaling, IEEE Circuits and Devices Magazine, pp . 16 – 26 , (2005).

DOI: https://doi.org/10.1109/mcd.2005.1388765

[13] Fabien Pr´egaldiny et. al., Design Oriented Compact Models for CNTFETs, IEEE Trans. Elec. dev. , (2006).