Design of Frequence and Angle Measurement System Based on FFT and Monbit Receiver

Article Preview

Abstract:

In this paper, a design method of high-speed, real-time digital pulse compression module based on Xilinx FPGA devices and Monbit receiver is introduced. A novel changeable-points of 256 or 1024 for three channels Digital Pulse Compression(DPC) with realizing FFT , complex-multiplication and IFFT function are presented which is accomplished by FPGA. A top-down flow has been used in the system. The whole design, which characters high stability, small logic resource occupation, low power consumption, is implemented with only one chip of FPGA XC2V500-5 for one channel. It takes 73.31us to complete a 1024-point DPC. Compared with the MATLAB simulation results, our module can accomplish function of 32k points digital pulse compression of 200MSPS throughput.

You might also be interested in these eBooks

Info:

Periodical:

Pages:

923-928

Citation:

Online since:

November 2012

Export:

Price:

Permissions CCC:

Permissions PLS:

Сopyright:

© 2012 Trans Tech Publications Ltd. All Rights Reserved

Share:

Citation:

[1] LinMaoYong, ke has Ann. Radar signal theory. Defense industry press. (1984).

Google Scholar

[2] Danald R. Wehner. High Resolution Radar. U.S.A.: Artech House INC. (1987).

Google Scholar

[3] YangZhiLian. Vlsi design methodology introduction. Beijing: tsinghua university press. (1990).

Google Scholar

[4] N. Weste, k., et al. Eshraghian. MaoYuHai CMOS DFM design principle and system prospect. Beijing: higher education press. (1987).

Google Scholar

[5] D. D. Gajski, R. H. Kuhn. New VLSI Tools. IEEE Computer Magazine. 1983, 16(12): 11~14.

DOI: 10.1109/mc.1983.1654264

Google Scholar

[6] The LiuJianFei, ChenGuoYing pool, etc. Based on adaptive equalization algorithm quantum-behaved particle swarm optimization. Journal of hebei university of science and technology. 2009, 30 (2) : 116 ~ 120.

Google Scholar