Design of a Multi-Core System for Cipher Processing Base on NoC

Article Preview

Abstract:

To improve the flexibility and adaptability of the existing multi-core cipher system, this paper designs a multi-core cipher processing system based on NoC. By enlarging the cipher processing instructions on the RISC architecture, this system ensures the performance and flexibility of algorithms on the multi-core system. In addition, this paper designs dedicated data frames architecture for cipher processing and proposes a assignment partition mechanism for differ-ent application conditions. The system has finished the prototype verification on the platform of FPGA. The result shows that the system can realize the common algorithms flexibly, and the per-formance can reach 1Gbps.

You might also be interested in these eBooks

Info:

Periodical:

Pages:

377-380

Citation:

Online since:

December 2012

Export:

Price:

Permissions CCC:

Permissions PLS:

Сopyright:

© 2013 Trans Tech Publications Ltd. All Rights Reserved

Share:

Citation:

[1] WU Xu-fan (2006) Research on Performance Estimation of SoC On-Chip Bus [D]. Nanjing: Southeast University.

Google Scholar

[2] William J. Dally (2001) Route Packets, Not wires: On-Chip Interconnection Networks", DAC, 01. Proceedings of Design Automation Conference.

DOI: 10.1145/378239.379048

Google Scholar

[3] Wei Huang, Jun Han, Shuai Wang, Xiaoyang Zeng (2010)A low-complexity heterogeneous multi-core platform for security SoC, Solid-State Circuits Conference (A-SSCC), IEEE Asian, Page(s): 1-4.

DOI: 10.1109/asscc.2010.5716621

Google Scholar

[4] Michael Grand, Lilian Bossuet, Guy Gogniat, Bertrand Le Gal, Jean-Philippe Delahaye and Dominique Dallet. (2011).

Google Scholar

[5] LIU Yan-hua, LIU Jing, LAI Zong-sheng (2011) NoC: A New Architecture for System on Chip [J]. Electronics & Packaging: 23-27.

Google Scholar

[6] Qu Yingjie (2003) Concept and Design Principle of Reconfigurable Cipher Coprocessor [J]. Computer Engineering and Applications: 7-9.

Google Scholar

[7] Zhou-Li (2004) Architecture and Microarchitecture Design Research of RISC/DSP Processor; [D]. Hangzhou: Zhejiang University.

Google Scholar

[8] Yoon Seok Yang, Jun Ho Bahn, Seung Eun Lee, Nader Bagherzadeh (2009) Parallel and Pipeline Processing for Block Cipher Algorithms on a Network-on-Chip. Sixth International Conference on Information Technology: 849-854.

DOI: 10.1109/itng.2009.163

Google Scholar

[9] Bruce Schneier; Wu Shizhong Translation. (2000. 1) Applied Cryptography: protocols, algorithms, and source code in C. [M]. Beijing: China Machine Press: 243-244.

Google Scholar