An Integrated Optical Sensor Receiver with the Sensitivity of 0.7 μA Fabricated with Standard CMOS Process

Abstract:

A fully integrated CMOS receiver front-end with digital output for optical signal processing system is presented. This circuit is composed of trans-impedance amplifier (TIA) for weak optical current detection, post-amplifier for both a linear and limiting amplification, control circuits and the digital output interface. Measured with photodiode which is driven by pulse voltage source, a sensitivity of 0.7μA was achieved. The current model methodology is employed to optimize the noise performance. The front-end consumes the current of 1.5mA with the power supply of 3.3V. The design was done in a low-cost standard CMOS process with 0.6μm featured size, taking area of 600μm×150μm excluding the bonding pads.

• Periodical: Applied Mechanics and Materials (Volume 251)
• Pages: 206-209
• DOI: https://doi.org/10.4028/www.scientific.net/AMM.251.206
• Online since: December 2012
• Authors: Lun Cai Liu, Xiao Zong Huang, Wen Gang Huang
• Keywords: Current Model Methodology, Optical Sensor Receiver, TIA

References

[1] Mark Ingels, Michel S. J. Steyaert; A 1-Gb/s, 0.7-µm CMOS optical receiver with full rail-to-rail output swing, IEEE Journal of Solid-State Circuits, vol. 34(1999) 971-977.

DOI: 10.1109/4.772412

[2] Karl Schrödinger, Jaro Stimma, Manfred Mauthe; A fully integrated CMOS receiver front-end for optic Gigabit Ethernet, IEEE Journal of Solid-State Circuits, vol. 37(2002), 874-880.

DOI: 10.1109/jssc.2002.1015685

[3] A. Tanabe, M. Soda, Y. Nakahara, T. Tamura, K. Yoshida, and A. Furukawa, "A single-chip 2.4-Gb/s CMOS optical receiver IC with low substrate cross-talk preamplifier," IEEE Journal of Solid-State Circuits, vol. 33(1998) 2148-2153.

DOI: 10.1109/4.735558

[4] Quan Le, Sang-Gug Lee and Ho-Yong Kang etc. A CMOS Burst-Mode TIA with step AGC and selective internally created reset for 1.25Gb/s EPON, ISSCC(2007) 50-51.

DOI: 10.1109/isscc.2007.373582

[5] Sushmit Goswami, Jason Silver and Tino Copani etc. A 14mW 5Gb/s CMOS TIA with gain-reuse regulated Cascode Compensation for parallel optical interconnects, ISSCC(2009) 100-101.

DOI: 10.1109/isscc.2009.4977327/mm1

[6] S. Brigati, F. Francesconi, D. Gardino, M. Poletti, A 20 Mbit/s Integrated Photoreceiver with Digital Outputs in 0.6 μm CMOS Technology, ESSCIRC(2002) 503-506.

[7] Sami Kurtti, Juha Kostamovaara; An integrated optical receiver with wide-range timing discrimination characteristics, Proceedings of the 31st European Solid-State Circuits Conference(2005) 435 - 438.

DOI: 10.1109/esscir.2005.1541653