Evaluating nMOSFET ESD Protection Designs: An Overview

Article Preview

Abstract:

This work is referring to the various singer-finger/ multi-finger nMOSFET structures stressed by electrostatic discharge (ESD) zapping, and to evaluate the high current distributions in different ESD protection schemes. Eventually, these efforts can be used in many integrated circuits implementations. By using the TCAD and HSpice, due to the internal parasitic resistance differences in each one finger, which will obviously result in the non-uniform turned on phenomena. Meanwhile, with different interior parasitic capacitor in each nMOSFET structure, which will be inflected the device high-current-injection behavior, i.e., ESD immunity level.

You might also be interested in these eBooks

Info:

Periodical:

Pages:

1357-1360

Citation:

Online since:

December 2012

Export:

Price:

Permissions CCC:

Permissions PLS:

Сopyright:

© 2013 Trans Tech Publications Ltd. All Rights Reserved

Share:

Citation:

[1] Chang-Su Kim, Hong-Bae Park, Bung-Gwan Kim, Dae-Gwan Kang, Myoung-Goo Lee, Si-Woo Lee, Chan-Hee Jeon, Wan-Gu Kim, Young-Jae Yoo, Han-Sub Yoon: Electrical Overstress/Electrostatic Discharge Symposium Proceedings (2000), p.407.

DOI: 10.1109/eosesd.2000.890109

Google Scholar

[2] K.-H. Oh, C. Duvvury, K. Banerjee and Robert W. Dutton, IEEE Tran. Electron Devices (2002), vol.49 (2002), p.2171.

Google Scholar

[3] M.-D. Ker and J.-H. Chen, IEEE J. of solid-state circuit (2006), p.2601.

Google Scholar

[4] Peng Zhang, Yuan Wang, Song Jia and Xing Zhang, IEEE 9th International Conference on ASIC (2011), p.275.

DOI: 10.1109/asicon.2011.6157175

Google Scholar

[5] HBM MIL-Standard 883H, method 3015.7 (2010).

Google Scholar

[6] HSpice_vD-2010.03-SP1 manual, Synopsys (2010).

Google Scholar