Design of Clock and Ramp Generator Circuit Framework with 0.9V Low Operational Voltage

Abstract:

In this study, a new clock and ramp generator circuit framework with a 0.9V low operational voltage is designed for the voltage-mode/current-mode-controlled power management integrated chip of a DC-DC converter. In conventional clock and ramp generator circuit with operational amplifiers, its operational voltage is limited to be over 1.5V because of the problem of a higher threshold voltage in the metal-oxide-semiconductor field-effect transistor (MOSFET). As a result, it can not work well for a pulse-width-modulation DC-DC converter when a below 1V low-voltage single-cell clean-energy power source is applied. This newly-design clock and ramp generator circuit framework without operational amplifiers is investigated to cope with the limitation of the threshold voltage in the MOSFET. Therefore, the corresponding chip size and power consumption can be reduced. Moreover, this circuit still has the functions of adjustable clock frequency and ramp slope. In addition, numerical simulations by the HSPICE software and experimental results by a real chip fabricated in the TSMC 1P6M 0.18µm CMOS process are given to verify the effectiveness of the proposed circuit to produce the clock and ramp waveforms.

• Periodical: Applied Mechanics and Materials (Volumes 284-287)
• Pages: 2502-2508
• DOI: https://doi.org/10.4028/www.scientific.net/AMM.284-287.2502
• Online since: January 2013
• Authors: Rong Jong Wai, Jun Jie Liaw
• Keywords: Clock Generator Circuit, Dc-Dc Converter, Low Operational Voltage, Ramp Generator Circuit, Threshold Voltage

References

[1] R.J. Wai and C.Y. Lin: IEEE Trans. Ind. Electron. Vol. 58 (2011), p.5172.

[2] H. Deng, X. Duan, N. Sun, Y. Ma, A.Q. Huang and D. Chen: IEEE Trans. Power Electron. Vol. 20 (2005), p.628.

[3] R. Mammano: Unitrode Design Note DN–62. Dallas, TX: Texas Instruments Incorporated (1994).

[4] R.W. Erickson and D. Maksimovic: Fundamentals of Power Electronics, edited by Norwell, Kluwer, MA (2001).

[5] Modelling, analysis and compensation of the current-mode converter, in Unitrode Design Note DN–97. Dallas, TX: Texas Instruments Incorporated (1994).

[6] W.R. Liou, M.L. Yeh and Y. L. Kuo: IEEE Trans. Power Electron. Vol. 23 (2008), p.667.

[7] C.Y. Leung, P.K.T. Mok and K.N. Leung: IEEE Journal of Solid-State Circuits, Vol. 40 (2005), p.2265.

[8] C.F. Lee and P.K.T. Mok: IEEE Journal of Solid-State Circuit Vol. 39 (2004), p.3.

[9] P.E. Allen and D.R. Holberg: CMOS Analog Circuit Design, Second Edition, edited by Oxford, NY (2002).

[10] F.F. Ma, W.Z. Chen and J.C. Wu: IEEE Trans. Power Electron. Vol. 22 (2007), p.1836.

[11] P.C. Huang, W.Q. Wu, H.H. Ho and K.H. Chen: IEEE Trans. Power Electron. Vol. 25 (2010), p.719.

[12] M. Du, H. Lee and J. Liu: IEEE Journal of Solid-State Circuit Vol. 46 (2011), p. (1928).