A Current Compensation Bitline Sense Amplifier

Xuan Li; Na Bai; Zhan Fang Wu

doi:10.4028/www.scientific.net/AMM.319.590

Paper Titles

The Research on Speed Control of Tanker Drags System for Aerial Boom Refueling Test System
p.567

Robofish Formation Control Based on the Theory of Consensus
p.572

Design on Intelligent Overfreight Scale System of Coach in Vehicle Engineering
p.579

Coal Belt Conveyor PID Controller Parameter Regulation with Neural Network
p.583

A Current Compensation Bitline Sense Amplifier
p.590

A Computational Analysis of Flow Field in Twin-Track Subway Tunnel to Improve Air Quality
p.599

Design Simulation on Automatic Mechanical Transmission of Electric Vehicle
p.605

The Kinematic Design of 2K-2H Planetary Gear Reducers with High Reduction Ratio
p.610

Design on Four DOF Pneumatic Conveyance Manipulator Based on PLC
p.616

HomeApplied Mechanics and MaterialsApplied Mechanics and Materials Vol. 319A Current Compensation Bitline Sense Amplifier

A Current Compensation Bitline Sense Amplifier

Abstract:

A new bitline sense amplifier (SA) for improving performance in the presence of current compensation is analyzed. The proposed scheme utilizes a new leakage current compensation circuit, resulting in a 42.9% reduction in the delay from bitline discharge to the date been read out. Thus, this is very important for higher performance application, especially under advanced technology process.

You might also be interested in these eBooks

Chemical, Mechanical and Materials Engineering II

View Preview

Info:

Periodical:

Applied Mechanics and Materials (Volume 319)

Pages:

590-595

DOI:

https://doi.org/10.4028/www.scientific.net/AMM.319.590

Citation:

Cite this paper

Online since:

May 2013

Authors:

Xuan Li, Na Bai, Zhan Fang Wu

Keywords:

Bitline Sense Amplifier, High-Performance, Leakage Current

Export:

RIS, BibTeX

Price:

Permissions CCC:

Request Permissions

Permissions PLS:

Request Permissions

Сopyright:

Citation:

References

[1] K. Roy, S. Mukhopadhyay and H. Mahmoodi-Meimand, in: Proc. IEEE, Vol. 91 (2003), pp.305-327.

Google Scholar

[2] L. Ya-Chun and H. Shi-Yu, in: IEEE J. Solid-State Circuits, Vol. 43 (2008), pp.1964-1971.

Google Scholar

[3] E. Morifuji, T. Yoshida, M. Kanda, S. Matsuda, S. Yamada and F. Matsuoka, in: IEEE Trans. Electron Devices, Vol. 53 (2006), pp.1427-1432.

DOI: 10.1109/ted.2006.874752

Google Scholar

[4] X. Qi, C. L. Sam, A. Gyure, Y. Luo, M. Shahram, K. Singhal, and D.B. MacMillen, in: IEEE Trans. Circuits and Devices Magazine, Vol. 22 (2006), pp.39-47.

DOI: 10.1109/mcd.2006.272999

Google Scholar

[5] W. Dehaene, S. Cosemans, A. Vignon, F. Catthoor and P. Geens, in: Proc. European Solid State Circuits Conference, 33rd (2007), pp.384-391.

DOI: 10.1109/esscirc.2007.4430324

Google Scholar

[6] K. Agawa, H. Hara, T. Takayanagi and T. Kuroda, in: IEEE J. Solid-State Circuits, Vol. 36 (2001), pp.726-734.

DOI: 10.1109/4.918909

Google Scholar

[7] B. Wicht, S. Paul and D. Schmitt-Landsiedel, in: IEEE J. Solid-State Circuits, Vol. 36(2001), pp.1745-1755.

DOI: 10.1109/4.962297

Google Scholar

[8] M. Sharifkhani, E. Rahiminejad, S.M. Jahinuzzaman and M. Sachdev, in: IEEE Trans. Very Large Scale Integration (VLSI) Systems, Vol. 19 (2011), pp.883-894.

DOI: 10.1109/tvlsi.2009.2039949

Google Scholar

[9] D. Anh-Tuan, K. Zhi-Hui, Y.Kiat-Seng and J.Y.S. Low, in: IEEE Trans. Very Large Scale Integration (VLSI) Systems, Vol. 19(2011), pp.196-204.

Google Scholar

[10] Y. Niki, A. Kawasumi, A. Suzuki, Y. Takeyama, O. Hirabayashi, K. Kushida, F. Tachibana, Y. Fujimura and T. Yabe , in: IEEE J. Solid-State Circuits, Vol. 46 (2011), pp.2545-2551.

DOI: 10.1109/jssc.2011.2164294

Google Scholar

[11] B. Wicht, T. Nirschl and D. Schmitt-Landsiedel, in: IEEE J. Solid-State Circuits, Vol. 39 (2004), pp.1148-1158.

DOI: 10.1109/jssc.2004.829399

Google Scholar