Design of (2, 1, N) Parallel Convolutional Encodes for VLSI

Article Preview

Abstract:

The characters of more high speed computing and much less low power dissipation are needed to settle for convolutional encodes. In this paper, we present a parallel method for convolutional encodes with SMIC 0.35μm CMOS technology; hardware design and VLSI implementation of this algorithm are also presented. Use this method, parallel circuits structure can be easily designed, which take on excellent characters of more high speed computing and low power dissipation compared with traditional serial shift register structure for convolutional encodes.

You might also be interested in these eBooks

Info:

Periodical:

Pages:

2822-2827

Citation:

Online since:

June 2013

Export:

Price:

Permissions CCC:

Permissions PLS:

Сopyright:

© 2013 Trans Tech Publications Ltd. All Rights Reserved

Share:

Citation:

[1] P. Elias. Coding for noisy channels.IRE Nat. Conv. Rec.Vol.3 (1955), pp.37-46

Google Scholar

[2] C.Berrou, A.Glavieux and P. Thitimajsinima. Near Shannon limit error-correcting coding and decoding: turbo-codes. Proc. Int.Conf. Communications, Geneva, Switzerland (1993), pp.1064-1070

DOI: 10.1109/icc.1993.397441

Google Scholar

[3] J.Rosenthal and E.V. York. BCH convolutional codes. IEEE Trans.Inf. Theory, Vol.45(1999), p.1833–1844

DOI: 10.1109/18.782104

Google Scholar

[4] K.M.S. Soyjaudah M.K. Oolun,I.Jahmeerbacus,C.Bhurtun. Adaptive coding technique employing concatenated Reed Solomon and convolutional codes. Africon Conf.2002, Vol.1, pp.173-176

DOI: 10.1109/afrcon.2002.1146828

Google Scholar

[5] C.M. Din,W.Mansor, R.Mohamad. A review on modulation techniques in multiband-orthogonal frequency division multiplexing in ultra-wideband channel. IEEE Symposium.Computers & Informatics(2011),pp.576-582

DOI: 10.1109/isci.2011.5958980

Google Scholar

[6] J.M. Wozencraft. Sequentlal decoding for reliable communication.IRE Nat. Conv. Rec.Vol. 5(1957), pp.11-15

Google Scholar

[7] A.J. Viterbi. Error bounds for convolutional codes and an asymptotically optimum decoding algorithm. IEEE Trans.Inform. Theory, Vol. 13(1967), pp.260-269

DOI: 10.1109/tit.1967.1054010

Google Scholar

[8] T.B. Pei and C. Zukowski.High-Speed Parallel CRC Circuits in VLSI. IEEE Trans. Communications, Vol. 40(1992), p.653–657

DOI: 10.1109/26.141415

Google Scholar

[9] D.L. Bizer, A.Dholakia, H.Koorapaty and M.A. Vouk. On Locally Invertible Rate-1/n Convolutional Encoders. IEEE Trans. Inf. Theory, Vol. 44(1998), pp.420-423

DOI: 10.1109/18.651074

Google Scholar