Implementation of the DES Algorithm on EDA Box

Xue Mei Li; Li Li

doi:10.4028/www.scientific.net/AMM.325-326.1702

Paper Titles

The Application of Network Intrusion Detection Technology in Instrument
p.1683

Radom Intermediate Points Based Path Planning in Unknown Environment
p.1688

An Efficient Non-Blocking Commit Protocol
p.1692

Propagation Characteristics of 2.4 GHz Wireless Channel at Different Directions and Heights in Tea Plantation
p.1697

Implementation of the DES Algorithm on EDA Box
p.1702

Adaptive Subcarrier, Bit and Power Allocation Based on Hopfield Neural Network for Multiuser OFDM
p.1706

Build a Game Dynamical System through the Optimization of the Artificial Fish Swarm Algorithm
p.1712

Achieving Quick Trust Transmission in P2P Network Based on Matrix Operation
p.1717

A New Hybrid Algorithm Based on Artificial Fish Swarm Algorithm and Genetic Algorithm for VRP
p.1722

HomeApplied Mechanics and MaterialsApplied Mechanics and Materials Vols. 325-326Implementation of the DES Algorithm on EDA Box

Implementation of the DES Algorithm on EDA Box

Abstract:

The EDA (Electronic Design Automation) technique which provides us an alternative method of circuit system based on the PC and information technology is a novel technique in modern electronic engineering field. Research on implementation of the DES (data encryption standard) has been paid much attention. In this paper, a description of the DES implementation on EDA box is presented in an alternative method which is suitable for EDA experimental teaching. The DES is set to different parts according to EDA experimental content. We introduce in detail the sub-circuits which consist of the circuits of the DES from simple units to large scale parts, which is easy for students or beginners to learn hardware implementation of cipher algorithm.

You might also be interested in these eBooks

Manufacturing Engineering and Process II

View Preview

Info:

Periodical:

Applied Mechanics and Materials (Volumes 325-326)

Pages:

1702-1705

DOI:

https://doi.org/10.4028/www.scientific.net/AMM.325-326.1702

Citation:

Cite this paper

Online since:

June 2013

Authors:

Xue Mei Li, Li Li

Keywords:

DES Algorithm, Electronic Design Automation (EDA), Hardware Implementation

Export:

RIS, BibTeX

Price:

Permissions CCC:

Request Permissions

Permissions PLS:

Request Permissions

Сopyright:

Citation:

References

[1] Pan Song, A practical course of EDA technology, Beijing:Science Press, 2002.

Google Scholar

[2] Lu Erhong, EDA Application Technology, Higher Education Press, 2009.11.

Google Scholar

[3] Richard J. Auletta, EDA Based Digital Design on non-Residential Campuses. IEEE Frontiers in Education Conference 1997, vol. 2, pp.905-909.

DOI: 10.1109/fie.1997.636001

Google Scholar

[4] T. T.-O. Kwok, Y.-K. Kwok, On the Design of a Self-Reconfigurable SoPC Based Cryp-tographic Engine, Proc. ICDCS 2004 International Workshop on Embedded Computing, 2004, pp.876-881.

DOI: 10.1109/icdcsw.2004.1284136

Google Scholar

[5] M. McLoone, J.V. McCanny, High-performance FPGA implementation of DES using a novel method for implementing the key schedule, Circuits, Devices and Systems, IEE Proceedings, 2003, vol. 150 , pp.1310-1314.

DOI: 10.1049/ip-cds:20030574

Google Scholar

[6] A. Labbe, J.-M. Portal, A. Perez, DES-SRAM IP-core: a SRAM embedding DES feature, Proceedings. IEEE International [Systems-on-Chip], 2003, pp.11-14.

DOI: 10.1109/soc.2003.1241452

Google Scholar

[7] B.w. Van, X.C. Cheng, F. Yang, L. Yao, Research on EDA technology and its related issues, International Conference On Computer Design And Appliations, 2010, vol. 4, pp.26-29.

Google Scholar

[8] Ligong Zhou, Basic tutorial on SOPC embedded system, BeiHang University Press, Beijing, Nov. 2006.

Google Scholar