Signal Generator Design Based on the FPGA

Article Preview

Abstract:

this paper introduces an output method of arbitrary waveform signal on the FPGA by uses DDS principle. Arbitrary waveform dates produced by the upper machine are downloaded to the waveform RAM of the DDS through the serial port, and realize the control of frequency and phase by using single-chip microcomputer. The upper machine with using LabWindows/CVI software design, realizes arbitrary waveform output.

You might also be interested in these eBooks

Info:

Periodical:

Pages:

2407-2411

Citation:

Online since:

July 2013

Export:

Price:

Permissions CCC:

Permissions PLS:

Сopyright:

© 2013 Trans Tech Publications Ltd. All Rights Reserved

Share:

Citation:

[1] Lindsey,W. C and Chie,C. M, A Survey of Digital Phase-Locked Loops. Proc. IEEE Vol. 69, No. 4: 410-451.

DOI: 10.1109/proc.1981.11986

Google Scholar

[2] Gu Baoliang. Communication electronic circuits [M]. Beijing: Electronic Industry Press. (2002).

Google Scholar

[3] Wang Guoding. China integrated circuit of CMOS integrated circuits [M]. Beijing: National Defence Industry Press. (1995).

Google Scholar

[4] Bai Juxian. The synthesis of noise frequency [M]. Xi'an: Xi'an Jiaotong University Press. (1995).

Google Scholar

[5] V.S. Reinhardt, Spur reduction techniques in direct digital synthesis, IEEE proc, 47th AFCS, 1993, 230~241.

Google Scholar

[6] Xie Zimei. The design, experiment, testing of the electronic circuit [M]. Wuhan: Huazhong University of Science and Technology Press. (2002).

Google Scholar

[7] Bao Diqiang, Shi Zhenhua, Yan Songhua. The noise analysis and application of the DDS chip AD9854 [J]. Wuhan: Wuhan University Journal, (2003).

Google Scholar

[8] Zhang Yuxing, Peng Qingquan. Phase truncation effect on DDS spectrum distribution [J]. University of Electronic Science and Technology Journal, 1997, 26 (2): 138-142.

Google Scholar